參數(shù)資料
型號: MC68HC11A0CFU4
廠商: 飛思卡爾半導(dǎo)體(中國)有限公司
英文描述: ROM-based high-performance microcontrollers
中文描述: 基于ROM的高性能微控制器
文件頁數(shù): 67/124頁
文件大?。?/td> 840K
代理商: MC68HC11A0CFU4
SERIAL COMMUNICATIONS INTERFACE
For More Information On This Product,
Go to: www.freescale.com
TECHNICAL DATA
7-1
SECTION 7
SERIAL COMMUNICATIONS INTERFACE
The serial communications interface (SCI) is a universal asynchronous receiver trans-
mitter (UART), one of two independent serial I/O subsystems in the MC68HC11D3. It
has a standard nonreturn to zero (NRZ) format (one start, eight or nine data, and one
stop bit). Several baud rates are available. The SCI transmitter and receiver are inde-
pendent, but use the same data format and bit rate.
7.1 Data Format
The serial data format requires the following conditions:
1. An idle line in the high state before transmission or reception of a message
2. A start bit, logic zero, transmitted or received, that indicates the start of each
character
3. Data that is transmitted and received least significant bit (LSB) first
4. A stop bit, logic one, used to indicate the end of a frame (A frame consists of a
start bit, a character of eight or nine data bits, and a stop bit.)
5. A break (defined as the transmission or reception of a logic zero for some mul-
tiple number of frames).
Selection of the word length is controlled by the M bit of SCI control register SCCR1.
7.2 Transmit Operation
The SCI transmitter includes a parallel transmit data register (SCDR) and a serial shift
register. The contents of the serial shift register can only be written through the SCDR.
This double buffered operation allows a character to be shifted out serially while an-
other character is waiting in the SCDR to be transferred into the serial shift register.
The output of the serial shift register is applied to TxD as long as transmission is in
progress or the transmit enable (TE) bit of serial communication control register 2
(SCCR2) is set. The block diagram,
Figure 7-1
, shows the transmit serial shift register,
and the buffer logic at the top of the figure.
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料
PDF描述
MC68HC11A0FB ROM-based high-performance microcontrollers
MC68HC11A0FB1 ROM-based high-performance microcontrollers
MC68HC11A0FB3 ROM-based high-performance microcontrollers
MC68HC11A0FB4 ROM-based high-performance microcontrollers
MC68HC11A0FN1 ROM-based high-performance microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11A0CP2 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller
MC68HC11A0CP3 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller
MC68HC11A0FB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11A0FB1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11A0FB3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers