- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359663 > MC68HC11A0CFU1 (飛思卡爾半導(dǎo)體(中國)有限公司) ROM-based high-performance microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11A0CFU1 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | ROM-based high-performance microcontrollers |
| 中文描述： | 基于ROM的高性能微控制器 |
| 文件頁數(shù)： | 101/124頁 |
| 文件大?。?/td> | 840K |
| 代理商： | MC68HC11A0CFU1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁當(dāng)前第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
TIMING SYSTEM
TECHNICAL DATA
9-15
RTR[1:0] — RTI Interrupt Rate Select
These two bits determine the rate at which the RTI system requests interrupts. The
RTI system is driven by an E divided by 2
13
rate clock that is compensated so it is in-
dependent of the timer prescaler. These two control bits select an additional division
factor.
9.5 Computer Operating Properly Watchdog Function
The clocking chain for the COP function, tapped off of the main timer divider chain, is
only superficially related to the main timer system. The CR[1:0] bits in the OPTION
register and the NOCOP bit in the CONFIG register determine the status of the COP
function. Refer to
SECTION 5 RESETS AND INTERRUPTS
for a more detailed dis-
cussion of the COP function.
9.6 Pulse Accumulator
The MC68HC11D3 has an 8-bit counter that can be configured to operate either as a
simple event counter, or for gated time accumulation, depending on the state of the
PAMOD bit in the PACTL register. Refer to the pulse accumulator block diagram,
Fig-
ure 9-3
.
In the event counting mode, the 8-bit counter is clocked to increasing values by an ex-
ternal pin. The maximum clocking rate for the external event counting mode is the E
clock divided by two. In gated time accumulation mode, a free-running E-clock
÷
64
signal drives the 8-bit counter, but only while the external PAI pin is activated. Refer to
Table 9-3
. The pulse accumulator counter can be read or written at any time.
RTR[1:0]
0 0
0 1
1 0
1 1
E = 1 MHz
2.731 ms
5.461 ms
10.923 ms
21.845 ms
E = 2 MHz
4.096 ms
8.192 ms
16.384 ms
32.768 ms
E = 3 MHz
8.192 ms
16.384 ms
32.768 ms
65.536 ms
E = X MHz
(E/2
13
)
(E/2
14
)
(E/2
15
)
(E/2
16
)
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11A0CFU4 | ROM-based high-performance microcontrollers |
| MC68HC11A0FB | ROM-based high-performance microcontrollers |
| MC68HC11A0FB1 | ROM-based high-performance microcontrollers |
| MC68HC11A0FB3 | ROM-based high-performance microcontrollers |
| MC68HC11A0FB4 | ROM-based high-performance microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11A0CFU2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A0CFU3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A0CFU4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11A0CP2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A0CP3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。