
5-V DC Electrical Characteristics
MC68HC08QY/QT Family Data Sheet, Rev. 1
Freescale Semiconductor
149
Input high voltage
PTA0–PTA5, PTB0–PTB7
VIH
0.7 x VDD
—
VDD
V
Input low voltage
PTA0–PTA5, PTB0–PTB7
VIL
VSS
—
0.3 x VDD
V
Input hysteresis(3)
VHYS
0.06 x VDD
——
V
DC injection current(3) (4) (5) (6)
Single pin limit
Vin > VDD
Vin < VSS
Total MCU limit, includes sum of all stressed pins
Vin > VDD
Vin < VSS
IIC
0
—
2
–0.2
25
–5
mA
Ports Hi-Z leakage current
IIL
0—
±1
μA
Capacitance
CIN
——
8
pF
POR rearm voltage
VPOR
750
—
mV
RPOR
0.035
—
V/ms
Monitor mode entry voltage
(3)VTST
VDD + 2.5
—9.1
V
Pullup resistors(8)
PTA0–PTA5, PTB0–PTB7
RPU
16
26
36
k
Ω
Pulldown resistors(9)
PTA0–PTA5
RPD
16
26
36
k
Ω
Low-voltage inhibit reset, trip falling voltage
VTRIPF
3.90
4.20
4.50
V
Low-voltage inhibit reset, trip rising voltage
VTRIPR
4.00
4.30
4.60
V
Low-voltage inhibit reset/recover hysteresis
VHYS
—
100
—
mV
1. VDD = 4.5 to 5.5 Vdc, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted.
2. Typical values reflect average measurements at midpoint of voltage range, 25°C only.
3. Values are based on characterization results, not tested in production.
4. All functional non-supply pins are internally clamped to VSS and VDD.
5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate
resistance values for positive and negative clamp voltages, then use the larger of the two values.
6. Power supply must maintain regulation within operating VDD range during instantaneous and operating maximum current
conditions. If positive injection current (Vin > VDD) is greater than IDD, the injection current may flow out of VDD and could
result in external power supply going out of regulation. Ensure external VDD load will shunt current greater than maximum
injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is
present, or if clock rate is very low (which would reduce overall power consumption).
7. If minimum VDD is not reached before the internal POR reset is released, the LVI will hold the part in reset until minimum
VDD is reached.
8. RPU is measured at VDD = 5.0 V.
9. RPD is measured at VDD = 5.0 V, Pulldown resistors only available when KBIx is enabled with KBIxPOL =1.
Characteristic(1)
Symbol
Min
Typ(2)
Max
Unit