
Table of Contents
Paragraph
Title
Page
Number
x
MC68360 USER’S MANUAL
MOTOROLA
7.3
Dual-Port RAM.........................................................................................7-8
7.3.1
Buffer Descriptors ..................................................................................7-10
7.3.2
Parameter RAM .....................................................................................7-10
7.4
RISC Timer Tables ................................................................................7-11
7.4.1
RISC Timer Table Parameter RAM .......................................................7-12
7.4.2
RISC Timer Table Entries ......................................................................7-14
7.4.3
RISC Timer Event Register (RTER) ......................................................7-14
7.4.4
RISC Timer Mask Register (RTMR) ......................................................7-14
7.4.5
SET TIMER Command ..........................................................................7-14
7.4.6
RISC Timer Initialization Sequence .......................................................7-14
7.4.7
RISC Timer Initialization Example .........................................................7-15
7.4.8
RISC Timer Interrupt Handling..............................................................7-16
7.4.9
RISC Timer Table Algorithm .................................................................7-16
7.4.10
RISC Timer Table Application: Track the RISC Loading .......................7-16
7.5
Timers ...................................................................................................7-17
7.5.1
Timer Key Features ...............................................................................7-17
7.5.2
General-Purpose Timer Units ...............................................................7-18
7.5.2.1
Cascaded Mode.....................................................................................7-19
7.5.2.2
Timer Global Configuration Register (TGCR) ........................................7-20
7.5.2.3
Timer Mode Register (TMR1, TMR2, TMR3, TMR4) .............................7-21
7.5.2.4
Timer Reference Registers (TRR1, TRR2, TRR3, TRR4) .....................7-22
7.5.2.5
Timer Capture Registers (TCR1, TCR2, TCR3, TCR4) .........................7-22
7.5.2.6
Timer Counter (TCN1, TCN2, TCN3, TCN4) .........................................7-22
7.5.2.7
Timer Event Registers (TER1, TER2, TER3, TER4) .............................7-22
7.5.3
Timer Examples .....................................................................................7-23
7.6
IDMA Channels......................................................................................7-24
7.6.1
IDMA Key Features;..............................................................................7-25
7.6.2
IDMA Registers.....................................................................................7-26
7.6.2.1
IDMA Channel Configuration Register (ICCR).......................................7-26
7.6.2.2
Channel Mode Register (CMR)..............................................................7-28
7.6.2.3
Source Address Pointer Register (SAPR) .............................................7-30
7.6.2.4
Destination Address Pointer Register (DAPR).......................................7-31
7.6.2.5
Function Code Register (FCR) ..............................................................7-31
7.6.2.6
Byte Count Register (BCR)....................................................................7-31
7.6.2.7
Channel Status Register (CSR) .............................................................7-32
7.6.2.8
Channel Mask Register (CMAR)............................................................7-33
7.6.2.9
Data Holding Register (DHR).................................................................7-33
7.6.3
Interface Signals ...................................................................................7-33
7.6.3.1
DREQ and DACK...................................................................................7-33
7.6.3.2
DONEx...................................................................................................7-33
7.6.4
IDMA Operation ....................................................................................7-34
7.6.4.1
Single Buffer ..........................................................................................7-34
7.6.4.2
Auto Buffer and Buffer Chaining ............................................................7-34
7.6.4.2.1
IDMA Parameter RAM ...........................................................................7-35
7.6.4.2.2
IDMA Buffer Descriptors (BDs) ..............................................................7-36