
10/31/95
SECTION 1: OVERVIEW
UM Rev.1.0
xx
MC68341 USER’S MANUAL
MOTOROLA
LIST OF ILLUSTRATIONS (Continued)
Figure
Page
Number
Title
Number
3-33
Timing for External Devices Driving Reset .................................................. 3-56
3-34
Power-Up Reset Timing Diagram ............................................................... 3-57
4-1
SIM41 Module Register Block...................................................................... 4-3
4-2
System Configuration and Protection Function ............................................ 4-5
4-3
Software Watchdog Block Diagram ............................................................. 4-7
4-4
Clock Block Diagram for Crystal and EXTCLK Operation ........................... 4-10
4-5
MC68341 Crystal Oscillator ......................................................................... 4-10
4-6
Block Diagram for External Clock Operation ............................................... 4-11
5-1
CPU32 Block Diagram ................................................................................. 5-3
5-2
Loop Mode Instruction Sequence ................................................................ 5-3
5-3
User Programming Model ............................................................................ 5-6
5-4
Supervisor Programming Model Supplement .............................................. 5-7
5-5
Status Register ............................................................................................ 5-8
5-6
Instruction Word General Format ................................................................. 5-11
5-7
Table Example 1 .......................................................................................... 5-28
5-8
Table Example 2 .......................................................................................... 5-29
5-9
Table Example 3 .......................................................................................... 5-31
5-10
Exception Stack Frame ................................................................................ 5-39
5-11
Reset Operation Flowchart .......................................................................... 5-42
5-12
Format $0—Four-Word Stack Frame........................................................... 5-58
5-13
Format $2—Six-Word Stack Frame ............................................................. 5-58
5-14
Internal Transfer Count Register.................................................................. 5-59
5-15
Format $C—BERR Stack for Prefetches and Operands ............................. 5-60
5-16
Format $C—BERR Stack on MOVEM Operand .......................................... 5-60
5-17
Format $C—Four- and Six-Word BERR Stack ............................................ 5-61
5-18
In-Circuit Emulator Configuration ................................................................. 5-62
5-19
Bus State Analyzer Configuration ................................................................ 5-62
5-20
BDM Block Diagram ..................................................................................... 5-63
5-21
BDM Command Execution Flowchart .......................................................... 5-66
5-22
Debug Serial I/O Block Diagram .................................................................. 5-68
5-23
Serial Interface Timing Diagram .................................................................. 5-69
5-24
BKPT Timing for Single Bus Cycle .............................................................. 5-70
5-25
BKPT Timing for Forcing BDM..................................................................... 5-70
5-26
BKPT/DSCLK Logic Diagram....................................................................... 5-70
5-27
Command Sequence Diagram..................................................................... 5-73
5-28
Functional Model of Instruction Pipeline ...................................................... 5-86
5-29
Instruction Pipeline Timing Diagram ............................................................ 5-86
5-30
Block Diagram of Independent Resources .................................................. 5-88
5-31
Simultaneous Instruction Execution ............................................................. 5-90
5-32
Attributed Instruction Times ......................................................................... 5-90
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.