![](http://datasheet.mmic.net.cn/280000/MC68000_datasheet_16093696/MC68000_218.png)
Communications Processor (CP)
4-98
MC68302 USER’S MANUAL
MOTOROLA
nized by the BISYNC channel and to generate interrupts. On recognition of an event, the
BISYNC controller sets the corresponding bit in the BISYNC event register. Interrupts gen-
erated by this register may be masked in the BISYNC mask register.
The BISYNC event register is a memory-mapped register that may be read at any time. A
bit is cleared by writing a one (writing a zero does not affect a bit's value). More than one bit
may be cleared at a time. All unmasked bits must be cleared before the CP will negate the
internal interrupt request signal. This register is cleared at reset.
CTS—Clear-To-Send Status Changed
A change in the status of the serial line was detected on the BISYNC channel. The SCC
status register may be read to determine the current status.
CD—Carrier Detect Status Changed
A change in the status of the serial line was detected on the BISYNC channel. The SCC
status register may be read to determine the current status.
Bit 5—Reserved for future use.
TXE—Tx Error
An error (CTS lost or underrun) occurred on the transmitter channel.
RCH—Receive Character
A character has been received and written to the buffer.
BSY—Busy Condition
A character was received and discarded due to lack of buffers. The receiver will resume
reception after an ENTER HUNT MODE command.
TX—Tx Buffer
A buffer has been transmitted. This bit is set on the second to last bit of BCC or data.
RX—Rx Buffer
A complete buffer has been received on the BISYNC channel.
4.5.13.13 BISYNC Mask Register
The SCC mask register (SCCM) is referred to as the BISYNC mask register when the SCC
is operating as a BISYNC controller. It is an 8-bit read-write register that has the same bit
format as the BISYNC event register. If a bit in the BISYNC mask register is a one, the cor-
responding interrupt in the event register will be enabled. If the bit is zero, the corresponding
interrupt in the event register will be masked. This register is cleared upon reset.
7
6
5
4
3
2
1
0
CTS
CD
—
TXE
RCH
BSY
TX
RX