參數(shù)資料
型號: MC44605P
廠商: ON SEMICONDUCTOR
元件分類: 穩(wěn)壓器
英文描述: RW-S Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 05V; Output Voltage (Vdc): 05V; Power: 2W; DIP24 Low Profile Miniature Package; 1kVDC Isolation; Feedback Regulated Output; 2:1 Wide Range Voltage Input; Continuous Short Circuit Protection; Less than 7mm Height; SMD Pinning Option; Efficiency to 87%
中文描述: 0.75 A SWITCHING CONTROLLER, 250 kHz SWITCHING FREQ-MAX, PDIP16
封裝: PLASTIC, DIP-16
文件頁數(shù): 12/20頁
文件大小: 328K
代理商: MC44605P
MC44605
http://onsemi.com
12
In effect, the output of the latch L1 is:
— high during the oscillator capacitor charge and during
the REGUL phase
— low for the oscillator capacitor discharge
Now, the latch L2 is set when the L1 output is high and the
synchronization condition is performed (that is: sync = 1 –
free mode or synchro signal high state) and during the
dead–time (VDT high). So, this latch is set for the CT charge.
On the other hand, this latch is reset by the signal used to
reset L1. Consequently, it is reset at the end of the charge
phase.
So, in any case, QL2 is:
— high during the CT charge cycle
— low in the other cases
Thus, this latch enables to obtain a signal that is high for
the charge phase and low in the other cases, whatever the
mode (synchronized or free) and whatever the
synchronization pulses width (higher than the delay
necessary for the oscillator to reach its intermediary value or
lower than this delay) in the synchronized mode.
That is why:
— the discharge current source must be connected to the
oscillator capacitor when QL1 is low. The condition
(CT voltage higher than the valley value) is added to
stop the discharge phase as soon as the oscillator
voltage is detected as lower than the valley value
(without any delay due to the L1 latch propagation
time).
— the REGUL current source must be connected when:
QL1 is high (charge or REGUL phase)
QL2 is low (the oscillator is not in a charge phase)
On the other hand, the oscillator charge is stopped when:
— the oscillator voltage reaches the peak value in the
free mode
— the oscillator voltage is higher than the intermediary
value (Vint) and the synchronization signal is negative,
in the synchronized mode.
Consequently, in any case, QL2 that is high during the
oscillator charge phase, is high for the delay during which
the oscillator voltage grows from the valley value up to the
intermediary one. That is why the signal Sf (refer to the MPL
block) that must be high when the oscillator voltage is
between the valley value and the intermediary one during
the charge phase (QL2 high), is obtained using an AND gate
with the following inputs:
— QL2 (QL2 high <=> charge phase)
— COSCINT (COSCINT high <=> the CT voltage is lower
than the intermediary value).
So, using the output of this AND gate, Sf is obtained.
This signal Sf is connected to a logic block consisting of
two AND gates and an OR one. This block aims at supplying
a signal VS that:
— gets high as soon as Sf becomes high if the PWM
latch output is low
— gets low as soon as the PWM latch is set and then
remains low until the next cycle.
Figure 5. Oscillator
10
CT
Vint
3.6 V
Vref
Icharge
COSCINT
COSC HIGH
COSC LOW
0
1
Iregul
DISCH
Q
Q
1
0
Idischarge
sync
&
1.6 V
DISCH
PWM
Latch
Output
&
&
PWM
Latch
Set
&
VS
COSCINT
R
S
L2
Q
Sf
QL2
VDT (from demag
block)
sync
&
Q
Q
R
S
L1
DISCH
&
QL2
MC44605
COSC REGUL
CT<1.6 V
Synchronization Section
(Note 1)
The synchronization block consists of a protection
arrangement similar to the demagnetization block one (a
diode + a negative active clamping system (Note 2)). In
addition to this, a high value resistor (R – about 50 k
) is
incorporated as the pin 9 input is also used by the EHTOVP
section.
The signal obtained at the output of this protection
arrangement, is compared to a negative threshold (–200 mV,
typically) so that when the synchronization pulse applied to
the pin 9 (through a resistor or a resistors divider to adapt this
input to the EHTOVP function), is higher than this
threshold, the system considers that the synchronization
condition is performed (free mode or synchronization signal
high level).
Note 1. The synchronization can be inhibited by connecting the
pin 9 to the ground. By this means, a free mode is
obtained.
Note 2. This negative active clamping system works even if the
circuit is off. This feature is really useful as
synchronization pulses may be applied while the product
is off.
相關PDF資料
PDF描述
MC44608P75 Few External Components Reliable Flexible GreenLine Very High Voltage PWM Controller
MC44608 Few External Components Reliable Flexible GreenLine Very High Voltage PWM Controller
MC44608P40 RW-S Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 05V; Output Voltage (Vdc): 09V; Power: 2W; DIP24 Low Profile Miniature Package; 1kVDC Isolation; Feedback Regulated Output; 2:1 Wide Range Voltage Input; Continuous Short Circuit Protection; Less than 7mm Height; SMD Pinning Option; Efficiency to 87%
MC44C401 MTS Stereo Encoder
MC44C401FA MTS Stereo Encoder
相關代理商/技術參數(shù)
參數(shù)描述
MC44605PG 功能描述:電流型 PWM 控制器 ANA SMPS PWM FREQ CONT RoHS:否 制造商:Texas Instruments 開關頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-14
MC44608 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Few External Components Reliable Flexible GreenLine Very High Voltage PWM Controller
MC44608_06 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Few External Components Reliable and Flexible SMPS Controller
MC44608P100 功能描述:IC REG CTRLR FLYBK ISO PWM 8-DIP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR)
MC44608P40 功能描述:電壓模式 PWM 控制器 40KHz High Voltage RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結構:Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel