- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382298 > MC14553BCP (ON SEMICONDUCTOR) 3-Digit BCD Counter PDF資料下載
參數(shù)資料
| 型號： | MC14553BCP |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3-Digit BCD Counter |
| 中文描述： | 4000/14000/40000 SERIES, SYN NEGATIVE EDGE TRIGGERED 12-BIT UP DECADE COUNTER, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁數(shù)： | 6/12頁 |
| 文件大?。?/td> | 178K |
| 代理商： | MC14553BCP |
MC14553B
http://onsemi.com
6
OPERATING CHARACTERISTICS
The MC14553B three–digit counter, shown in Figure 3,
consists of three negative edge–triggered BCD counters
which are cascaded in a synchronous fashion. A quad latch
at the output of each of the three BCD counters permits
storage of any given count. The three sets of BCD outputs
(active high), after going through the latches, are time
division multiplexed, providing one BCD number or digit at
a time. Digit select outputs (active low) are provided for
display control. All outputs are TTL compatible.
An on–chip oscillator provides the low frequency
scanning clock which drives the multiplexer output selector.
The frequency of the oscillator can be controlled externally
by a capacitor between pins 3 and 4, or it can be overridden
and driven with an external clock at pin 4. Multiple devices
can be cascaded using the overflow output, which provides
one pulse for every 1000 counts.
The Master Reset input, when taken high, initializes the
three BCD counters and the multiplexer scanning circuit.
While Master Reset is high the digit scanner is set to digit
one; but all three digit select outputs are disabled to prolong
display life, and the scan oscillator is inhibited. The Disable
input, when high, prevents the input clock from reaching the
counters, while still retaining the last count. A pulse shaping
circuit at the clock input permits the counters to continue
operating on input pulses with very slow rise times.
Information present in the counters when the latch input
goes high, will be stored in the latches and will be retained
while the latch input is high, independent of other inputs.
Information can be recovered from the latches after the
counters have been reset if Latch Enable remains high
during the entire reset cycle.
Figure 3. Expanded Block Diagram
PULSE
SHAPER
CLOCK
12
11
DISABLE
(ACTIVE
HIGH)
C
R
Q0
Q1
Q2
Q3
÷
10
UNITS
C
R
Q0
Q1
Q2
Q3
÷
10
TENS
C
R
Q0
Q1
Q2
Q3
÷
10
HUNDREDS
10
LATCH ENABLE
QUAD
LATCH
QUAD
LATCH
QUAD
LATCH
R
R
SCAN
OSCILLATOR
SCANNER
PULSE
GENERATOR
C1
4
3
C1
A
C1
B
MULTIPLEXER
9
7
6
5
Q0
Q1
Q2
Q3
BCD
OUTPUTS
(ACTIVE
HIGH)
13
14
2
1
15
MR
(ACTIVE HIGH)
OVERFLOW
DS1
DS2
DS3
(LSD) DIGIT SELECT (MSD)
(ACTIVE LOW)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14553BDW | Single Channel (1.5V) SVS with /MR in 5/SOT23 5-SOT-23 -40 to 85 |
| MC14556BDR2 | Single Channel (1.8V) SVS w/ Watchdog and /MR in 5/SOT23 5-SOT-23 -40 to 85 |
| MC14556BF | Dual Binary to 1-of-4 Decoder/Demultiplexer |
| MC14556BFEL | Dual Processor Supervisory Circuits 8-SOIC -40 to 85 |
| MC14556BCP | Single Channel (1.8V) SVS w/ Watchdog and /MR in 5/SOT23 5-SOT-23 -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14553BCPG | 功能描述:計數(shù)器移位寄存器 3-18V 3-Digit BCD RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14553BCPG | 制造商:ON Semiconductor 功能描述:Counter / Multiplier / Divider Logic IC |
| MC14553BDW | 制造商:ON Semiconductor 功能描述:Counter Triple 3-Bit Decade UP 16-Pin SOIC Rail |
| MC145554DW | 制造商:Rochester Electronics LLC 功能描述:PCM CODEC-FILTER - Bulk |
| MC145554DWR2 | 制造商:Rochester Electronics LLC 功能描述:MONOCIRCUIT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。