![](http://datasheet.mmic.net.cn/ON-Semiconductor/MC14067BDWR2G_datasheet_98668/MC14067BDWR2G_1.png)
Semiconductor Components Industries, LLC, 2013
May, 2013 Rev. 8
1
Publication Order Number:
MC14067B/D
MC14067B
Analog Multiplexers /
Demultiplexers
The MC14067 multiplexer/demultiplexer is a digitally controlled
analog switch featuring low ON resistance and very low leakage
current. This device can be used in either digital or analog
applications.
The MC14067 is a 16channel multiplexer/demultiplexer with an
inhibit and four binary control inputs A, B, C, and D. These control
inputs select 1of16 channels by turning ON the appropriate analog
switch (see MC14067 truth table.)
Features
Low OFF Leakage Current
Matched Channel Resistance
Low Quiescent Power Consumption
Low Crosstalk Between Channels
Wide Operating Voltage Range: 3 to 18 V
Low Noise
Pin for Pin Replacement for CD4067B
These Devices are PbFree and are RoHS Compliant
NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AECQ100
Qualified and PPAP Capable
MAXIMUM RATINGS (Voltages Referenced to VSS)
Symbol
Parameter
Value
Unit
VDD
DC Supply Voltage Range
– 0.5 to + 18.0
V
Vin, Vout Input or Output Voltage Range
(DC or Transient)
– 0.5 to VDD + 0.5
V
Iin
Input Current (DC or Transient),
per Control Pin
±10
mA
Isw
Switch Through Current
±25
mA
PD
Power Dissipation, per Package
500
mW
TA
Ambient Temperature Range
– 55 to + 125
_C
Tstg
Storage Temperature Range
– 65 to + 150
_C
TL
Lead Temperature
(8–Second Soldering)
260
_C
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. Temperature Derating:
Plastic “P and D/DW” Packages: 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
highimpedance circuit. For proper operation, Vin and Vout should be constrained
to the range VSS v (Vin or Vout) v VDD.
Unused inputs must always be tied to an appropriate logic voltage level
(e.g., either VSS or VDD). Unused outputs must be left open.
http://onsemi.com
MARKING DIAGRAM
SOIC24
DW SUFFIX
CASE 751E
A
= Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G
= PbFree Package
See detailed ordering and shipping information in the package
dimensions section on page
5 of this data sheet.
ORDERING INFORMATION
14067B
AWLYYWWG