參數(shù)資料
型號(hào): MC100LVEL51DR2
廠商: ON SEMICONDUCTOR
元件分類: 通用總線功能
英文描述: Differential Clock D Flip-Flop
中文描述: 100LVEL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8
封裝: SOIC-8
文件頁(yè)數(shù): 2/3頁(yè)
文件大?。?/td> 95K
代理商: MC100LVEL51DR2
MC100LVEL51
MOTOROLA
ECLinPS and ECLinPS Lite
DL140 — Rev 3
4–2
DC CHARACTERISTICS
(VEE = VEE(min) to VEE(max); VCC = GND)
–40
°
C
0
°
C
25
°
C
85
°
C
Symbol
Characteristic
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
IEE
Power Supply Current
30
35
30
35
30
35
32
37
mA
VEE
Power Supply Voltage
–3.0
–3.3
–3.8
–3.0
–3.3
–3.8
–3.0
–3.3
–3.8
–3.0
–3.3
–3.8
V
IIH
Input HIGH Current
150
150
150
150
μ
A
IIL
Input LOW Current
CLK
Other
–600
0.5
–600
0.5
–600
0.5
–600
0.5
μ
A
AC CHARACTERISTICS
(VEE = VEE(min) to VEE(max); VCC = GND)
–40
°
C
0
°
C
25
°
C
85
°
C
Symbol
Characteristic
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
fMAX
Maximum Toggle
Frequency
2.7
2.9
2.9
2.9
GHz
tPLH
tPHL
Propagation Delay
to Output
CLK
R
330
340
510
540
330
340
510
540
340
350
520
550
370
390
550
590
ps
tS
Setup Time
150
0
150
0
150
0
150
0
ps
tH
Hold Time
200
100
200
100
200
100
200
100
ps
tRR
Reset Recovery
350
200
350
200
350
200
350
200
ps
tPW
Minimum Pulse
Width
CLK
Reset
400
500
400
500
400
500
400
500
ps
VPP
Minimum Input Swing
1
150
150
150
150
mV
VCMR
Common Mode Range
2
VPP < 500mV
VPP
500mV
–2.0
–1.8
–0.4
–0.4
–2.1
–1.9
–0.4
–0.4
–2.1
–1.9
–0.4
–0.4
–2.1
–1.9
–0.4
–0.4
V
tr
tf
Output Rise/Fall Times Q
(20% – 80%)
1. Minimum input swing for which AC parameters are guaranteed.
2. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within
the specified range and the peak-to-peak voltage lies between VPPmin and 1V. The lower end of the CMR range varies 1:1 with VEE. The
numbers in the spec table assume a nominal VEE = –3.3V. Note for PECL operation, the VCMR(min) will be fixed at 3.3V – |VCMR(min)|.
120
320
120
320
120
320
120
320
ps
相關(guān)PDF資料
PDF描述
MC100LVELT23DR2 3.3 V Dual Differential LVPECL/LVDS to LVTTL Translator
MC100LVELT23DR2G 3.3 V Dual Differential LVPECL/LVDS to LVTTL Translator
MC100LVELT23DG 3.3 V Dual Differential LVPECL/LVDS to LVTTL Translator
MC100LVELT23DT Replaced by TPS2052B : 0.7A, 2.7-5.5V Dual (1In/ 2Out) Hi-Side MOSFET, Fault Report, Act-High Enable 8-SOIC 0 to 85
MC100LVELT23DTR2 Replaced by TPS2052B : 0.7A, 2.7-5.5V Dual (1In/ 2Out) Hi-Side MOSFET, Fault Report, Act-High Enable 8-SOIC 0 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC100LVEL51DR2G 功能描述:觸發(fā)器 3.3V/5V ECL D-Type w/Diff Clock RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
MC100LVEL51DT 功能描述:觸發(fā)器 3.3V/5V ECL D-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
MC100LVEL51DTG 功能描述:觸發(fā)器 3.3V/5V ECL D-Type w/Diff Clock RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
MC100LVEL51DTR2 功能描述:觸發(fā)器 3.3V/5V ECL D-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
MC100LVEL51DTR2G 功能描述:觸發(fā)器 3.3V/5V ECL D-Type w/Diff Clock RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel