- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄354433 > MC100E104 (ON SEMICONDUCTOR) QUINT 2-INPUT AND/NAND GATE PDF資料下載
參數(shù)資料
| 型號： | MC100E104 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | QUINT 2-INPUT AND/NAND GATE |
| 中文描述： | 昆鵬2輸入和/與非門 |
| 文件頁數(shù)： | 6/8頁 |
| 文件大小： | 226K |
| 代理商： | MC100E104 |
Advanced Clock Drivers Devices
6
Freescale Semiconductor
MC100ES6210
PACKAGE DIMENSIONS
12 REF
DIM
MIN
MAX
MILLIMETERS
A
A1
7.00 BSC
A2
0.80 BSC
b
9.00 BSC
b1
0.30
0.40
c
0.09
0.20
c1
0.09
0.16
D
D1
e
E
E1
L
L1
1.00 REF
R1
0.08
0.20
R2
S
1
1.40
1.60
0.05
0.15
1.35
1.45
0.30
0.45
0.08
---
0
7
9.00 BSC
7.00 BSC
0.50
0.70
q
0.20 REF
D1
D/2
E
E1
1
8
9
17
25
32
D1/2
E1/2
E/2
4X
D
7
A
D
B
A-B
0.20 H
D
4X
A-B
0.20 C
D
6
4
DETAIL G
PIN 1 INDEX
DETAIL AD
R R2
θ
(S)
L
(L1)
0.25
GAUGE PLANE
A2
A
A1
(
θ1)
8X
R R1
e
SEATING
PLANE
DETAIL AD
0.1 C
C
32X
28X
H
DETAIL G
F
e/2
A, B, D
3
SECTION F-F
BASE
c1
c
b
b1
METAL
A-B
M
0.20
D
C
5
8
PLATING
NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER
ASME Y14.5M, 1994.
3. DATUMS A, B, AND D TO BE DETERMINED AT
DATUM PLANE H.
4. DIMENSIONS D AND E TO BE DETERMINED AT
SEATING PLANE C.
5. DIMENSION b DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED
THE MAXIMUM b DIMENSION BY MORE THAN
0.08-mm. DAMBAR CANNOT BE LOCATED ON THE
LOWER RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSION AND ADJACENT LEAD OR
PROTRUSION: 0.07-mm.
6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD
PROTRUSION. ALLOWABLE PROTRUSION IS
0.25-mm PER SIDE. D1 AND E1 ARE MAXIMUM
PLASTIC BODY SIZE DIMENSIONS INCLUDING
MOLD MISMATCH.
7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
8. THESE DIMENSIONS APPLY TO THE FLAT
SECTION OF THE LEAD BETWEEN 0.1-mm AND
0.25-mm FROM THE LEAD TIP.
CASE 873A-03
ISSUE B
32-LEAD LQFP PACKAGE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100E107 | QUINT 2-INPUT XOR/XNOR GATE |
| MC100E111 | 1:9 DIFFERENTIAL CLOCK DRIVER |
| MC100E112 | QUAD DRIVER |
| MC100EP52 | 3.3V / 5V ECL Differential Receiver/Driver with Internal Termination Data and Clock D Flip-Flop |
| MC100EP52D | 3.3V / 5V ECL Differential Receiver/Driver with Internal Termination Data and Clock D Flip-Flop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100E104 E27G WAF | 制造商:ON Semiconductor 功能描述: |
| MC100E104FN | 功能描述:邏輯門 5V ECL Quint 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| MC100E104FNG | 功能描述:邏輯門 5V ECL Quint 2-Input AND/NAND RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| MC100E104FNG | 制造商:ON Semiconductor 功能描述:AND/NAND GATE LOGIC IC |
| MC100E104FNR2 | 功能描述:邏輯門 5V ECL Quint 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。