![](http://datasheet.mmic.net.cn/Fujitsu-Semiconductor-America-Inc/MB95F108AJWPMC-GE1_datasheet_98633/MB95F108AJWPMC-GE1_55.png)
MB95100AM Series
DS07-12614-5E
55
(8) I2C Timing
(Vcc
= 5.0 V ± 10%, AVss = Vss = 0.0 V, TA = 40 °C to + 85 °C)
*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.
*2 : The maximum tHD;DAT have only to be met if the device dose not stretch the “L” width (tLOW) of the SCL signal.
*3 : A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement
tSU;DAT
≥ 250 ns must then be met.
Parameter
Symbol
Pin
name
Conditions
Value
Unit
Standard-
mode
Fast-mode
Min
Max
Min
Max
SCL clock frequency
fSCL
SCL0
R
= 1.7 kΩ,
C
= 50 pF*1
0
100
0
400
kHz
(Repeat) Start condition hold time
SDA
↓ → SCL ↓
tHD;STA
SCL0
SDA0
4.0
0.6
μs
tLOW
SCL0
4.7
1.3
μs
SCL clock “H” width
tHIGH
SCL0
4.0
0.6
μs
(Repeat) Start condition setup time
SCL
↑ → SDA ↓
tSU;STA
SCL0
SDA0
4.7
0.6
μs
Data hold time SCL
↓ → SDA ↓ ↑
tHD;DAT
SCL0
SDA0
03.45*2
00.9*3
μs
Data setup time SDA
↓ ↑ → SCL ↑
tSU;DAT
SCL0
SDA0
0.25
0.1
μs
Stop condition setup time SCL
↑ →
SDA
↑
tSU;STO
SCL0
SDA0
4
0.6
μs
Bus free time between stop
condition and start condition
tBUF
SCL0
SDA0
4.7
1.3
μs
SDA0
SCL0
tWAKEUP
tHD;STA
tSU;DAT
tHD;STA
tSU;STA
tLOW
tHD;DAT
tHIGH
tSU;STO
tBUF