- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385555 > MAX9217ETM (MAXIM INTEGRATED PRODUCTS INC) 27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer PDF資料下載
參數(shù)資料
| 型號： | MAX9217ETM |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer |
| 中文描述： | LINE DRIVER, QCC48 |
| 封裝： | 6 X 6 MM, 0.80 MM HEIGHT, 0.40 MM PITCH, QFN-48 |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 230K |
| 代理商： | MAX9217ETM |
M
27-Bit, 3MHz-to-35MHz
DC-Balanced LVDS Serializer
12
______________________________________________________________________________________
Phase-Modulation Setting MOD[1:0]
The serial output edges can be phase shifted (modulated)
to reduce EMI. Table 4 shows the available settings for
phase modulation. Two shift amplitudes are available. The
parallel clock frequency should be 10MHz or higher for
the highest amplitude (MOD1 = 1, MOD0 = 0).
Termination
The MAX9217 has an integrated 100
output-termina-
tion resistor. This resistor damps reflections from
induced noise and mismatches between the transmis-
sion line impedance and termination resistors at the
deserializer input. With
PWRDWN
= low or with the sup-
ply off, the output termination is switched out and the
LVDS output is high impedance.
Common-Mode Filter
The integrated 100
output termination is made up of
two 50
resistors in series. The junction of the resistors
is connected to the CMF pin for connecting an optional
common-mode filter capacitor. Connect the filter
capacitor to ground close to the MAX9217 as shown in
Figure 13. The capacitor shunts common-mode switch-
ing current to ground to reduce EMI.
RNG1
RNG0
PARALLEL
CLOCK (MHz)
SERIAL DATA RATE
(Mbps)
0
0
1
1
0
1
0
1
3 to 5
5 to10
10 to 20
20 to 35
60 to 100
100 to 200
200 to 400
400 to 700
AC-COUPLING CAPACITOR VALUE
vs. PARALLEL CLOCK FREQUENCY
M
PARALLEL CLOCK FREQUENCY (MHz)
C
33
30
21
24
27
35
50
65
80
95
110
125
140
20
18
36
TWO CAPACITORS PER LINK
FOUR CAPACITORS PER LINK
Figure 12. AC-Coupling Capacitor Values vs. Clock Frequency
of 18MHz to 35MHz
Table 3. Parallel Clock Frequency Range
Select
MOD1
MOD0
SIMULATED PEAK POWER
REDUCTION (dB)
0
0
1
1
0
1
0
1
0 (off)
2.5
4.5
(reserved)
Table 4. Modulation Rate Function Table
OUT+
R
O
/ 2
R
O
/ 2
CMF
OUT-
C
CMF
Figure 13. Common-Mode Filter Capacitor Connection
相關PDF資料 |
PDF描述 |
|---|---|
| MAX9232 | Programmable Spread-Spectrum and DC-Balance 21-Bit Deserializer |
| MAX9232EUM | Programmable Spread-Spectrum and DC-Balance 21-Bit Deserializer |
| MAX9234 | Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers |
| MAX9234EUM | Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers |
| MAX9236 | Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9217ETM+ | 功能描述:串行器/解串器 - Serdes 27-Bit DC-Balanced Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9217ETM+T | 功能描述:串行器/解串器 - Serdes 27-Bit DC-Balanced Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9217ETM+T&R | 制造商:Maxim Integrated Products 功能描述:27-BIT, 3MHZ-TO-35MHZ DC-BALANCED LVDS SERIALIZER - Tape and Reel |
| MAX9217ETM-T | 制造商:Maxim Integrated Products 功能描述:27-BIT 3MHZ-TO-35MHZ DC-BALANCED LVDS SERIALI - Tape and Reel |
| MAX9217EVKIT+ | 功能描述:界面開發(fā)工具 MAX9217/18 Eval Kit RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。