- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384688 > MAX5875 (Maxim Integrated Products, Inc.) Quadruple Line Driver 14-CDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | MAX5875 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Quadruple Line Driver 14-CDIP -55 to 125 |
| 中文描述： | 16位、200Msps、高動態(tài)性能、雙路DAC，CMOS輸入 |
| 文件頁數(shù)： | 14/18頁 |
| 文件大?。?/td> | 511K |
| 代理商： | MAX5875 |
M
16-Bit, 250Msps, High-Dynamic-Performance,
Dual DAC with LVDS Inputs
14
______________________________________________________________________________________
CMOS-Compatible Digital Inputs
Input Data Format Select (TORB)
The TORB input selects between two’s-complement or
offset binary digital input data. Set TORB to a CMOS-
logic-high level to indicate a two’s-complement input for-
mat. Set TORB to a CMOS-logic-low level to indicate a
binary input format.
Power-Down Operation (PD)
The MAX5878 also features an active-high power-down
mode that reduces the DAC’s digital current consump-
tion from 36.2mA to less than 5μA and the analog cur-
rent consumption from 84mA to less than 2μA. Set PD
high to power down the MAX5878. Set PD low for nor-
mal operation.
When powered down, the MAX5878 reduces the overall
power consumption to less than 16μW. The MAX5878
requires 10ms to wake up from power-down and enter
a fully operational state. The PD integrated pulldown
resistor activates the MAX5878 if PD is left floating.
Applications Information
CLK Interface
The MAX5878 features a flexible differential clock input
(CLKP, CLKN) with a separate supply (AV
CLK
) to
achieve optimum jitter performance. Use an ultra-low
jitter clock to achieve the required noise density. Clock
jitter must be less than 0.5ps
RMS
for meeting the speci-
fied noise density. For that reason, the CLKP/CLKN
input source must be designed carefully. The differen-
tial clock (CLKN and CLKP) input can be driven from a
single-ended or a differential clock source. Differential
clock drive is required to achieve the best dynamic
performance from the DAC. For single-ended opera-
tion, drive CLKP with a low noise source and bypass
CLKN to GND with a 0.1μF capacitor.
Figure 6 shows a convenient and quick way to apply a
differential signal created from a single-ended source
(e.g., HP 8662A signal generator) and a wideband trans-
former. Alternatively, these inputs can be driven from a
CMOS-compatible clock source; however, it is recom-
mended to use sinewave or AC-coupled differential
ECL/PECL or LVDS drive for best dynamic performance.
110
TO
DECODE
LOGIC
D
D
Q
Q
B15P–B0P,
SELIQP
B15N–B0N,
SELIQN
CLOCK
MAX5878
Figure 5. Simplified LVDS-Compatible Digital Input Structure
DIGITAL INPUT CODE
OFFSET BINARY
0000 0000 0000 0000
0111 1111 1111 1111
1111 1111 1111 1111
TWO’S COMPLEMENT
1000 0000 0000 0000
0000 0000 0000 0000
0111 1111 1111 1111
OUT_P
OUT_N
0
I
OUTFS
I
OUTFS
/ 2
0
I
OUTFS
/ 2
I
OUTFS
Table 2. DAC Output Code Table
WIDEBAND RF TRANSFORMER
PERFORMS SINGLE-ENDED-TO-
DIFFERENTIAL CONVERSION
SINGLE-ENDED
CLOCK SOURCE
(e.g., HP 8662A)
GND
1:1
25
25
CLKP
CLKN
TO DAC
0.1
μ
F
0.1
μ
F
Figure 6. Differential Clock-Signal Generation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5876 | Quadruple Line Driver 14-CFP -55 to 125 |
| MAX5877 | Replaced by SN55189A : Quadruple Line Receiver 14-CDIP -55 to 125 |
| MAX5878 | 16-Bit, 250Msps, High-Dynamic-Performance, Dual DAC with LVDS Inputs |
| MAX5878EGK | 16-Bit, 250Msps, High-Dynamic-Performance, Dual DAC with LVDS Inputs |
| MAX5887EGK | 3.3V, 14-Bit, 500Msps High Dynamic Performance DAC with Differential LVDS Inputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5875EGK | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| MAX5875EGK+D | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 2Ch 200Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5875EGK+TD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 2Ch 200Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5875EGK-D | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5875EGK-TD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。