- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383442 > MAX561 (Maxim Integrated Products, Inc.) 3.3V Transceiver with Two EIA TIA 562 Receivers Active in Shutdown PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX561 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | 3.3V Transceiver with Two EIA TIA 562 Receivers Active in Shutdown |
| 中文描述： | 3.3V收發(fā)器、兩個(gè)EIA TIA 562接收器，關(guān)斷后保持有效 |
| 文件頁(yè)數(shù)： | 12/16頁(yè) |
| 文件大小： | 667K |
| 代理商： | MAX561 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
M
The operating modes can also be selected externally
through CLKSEL and IMMED. In the case where the
control bit in the serial word and the external signal
conflict, the signal that is a logic
“
1
”
is dominant.
Modes of Operation
The MAX5631/MAX5632/MAX5633 feature three modes
of operation:
1) Sequence Mode
2) Immediate Update Mode
3) Burst Mode
Table 3. Update Mode
Sequence Mode
Sequence mode is the default operating mode. The
internal sequencer continuously scrolls through the
SRAM, updating each of the 32 SHAs. At each SRAM
address location, the stored 16-bit DAC code is loaded
to the DAC. Once settled, the DAC output is acquired
by the corresponding SHA. Using the internal
sequencer clock, the process typically takes 320μs to
update all 32 SHAs (10μs per channel). Using an exter-
nal sequencer clock the update process takes 128
clock cycles (four clock cycles per channel).
Immediate Update Mode
Immediate update mode is used to change the con-
tents of a single SRAM location, and update the corre-
sponding SHA output. In Immediate Update Mode, the
selected output is updated before the sequencer
resumes operation. Select Immediate Update Mode by
driving either IMMED or C1 high.
The sequencer is interrupted when
CS
is taken low. The
input word is then stored in the proper SRAM address.
The DAC conversion and SHA sample in progress are
completed transparent to the serial bus activity. The
SRAM location of the addressed channel is then modi-
fied with the new data. The DAC and SHA are updated
with the new voltage. The sequencer then resumes
scrolling at the interrupted SRAM address.
This operation can take up to two cycles of the 10μs
sequencer clock. Up to one cycle is needed to allow the
sequencer to complete the operation in progress before
it is freed to update the new channel. An additional
cycle is required to read the new data from memory,
update the DAC, and strobe the sample-and-hold. The
sequencer resumes scrolling from the location at which
it was interrupted. Normal sequencing is suppressed
while loading data, thus preventing other channels from
being refreshed. Under conditions of extremely frequent
Immediate Updates (i.e., 1000 successive updates), this
can result in unacceptable droop.
Figure 5 shows an example of an immediate update
operation. In this example, data for channel 20 is
loaded while channel 7 is being refreshed. The
sequencer operation is interrupted, and no other chan-
nels are refreshed as long as
CS
is held low. Once
CS
returns high, and the remainder of an f
SEQ
period (if
any) has expired, channel 20 is updated to the new
data. Once channel 20 has been updated, the
16-Bit DACs with 32-Channel
Sample-and-Hold Outputs
12
______________________________________________________________________________________
7
1
2
3
SKIP
20
7
8
9
24-BIT
WORD
CS
DIN
CHANNEL 20
UPDATED
INTERRUPTED
CHANNEL REFRESHED
1/f
SEQ
LOAD ADDRESS 20
SHA ARRAY
UPDATE
SEQUENCE
Figure 5. Immediate Update Mode Timing Example
SKIP
6
7
SKIP
SKIP
7
8
5
6
CS
DIN
33 CYCLES TO UPDATE
ALL CHANNELS
1/f
SEQ
LOAD MULTIPLE
ADDRESSES
SHA ARRAY
UPDATE
SEQUENCE
7
Figure 6. Burst Mode Timing Example
UPDATE MODE
Immediate Update Mode
Burst Mode
UPDATE TIME
2/f
SEQ
33/f
SEQ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5622 | 16-Bit DACs with 16-Channel Sample-and-Hold Outputs |
| MAX5623 | 16-Bit DACs with 16-Channel Sample-and-Hold Outputs |
| MAX5633 | 16-Bit DACs with 32-Channel Sample-and-Hold Outputs |
| MAX563CPN | +3.3V-Powered, EIA/TIA-562 Dual Transceiver with Receivers Active in Shutdown |
| MAX563CWN | +3.3V-Powered, EIA/TIA-562 Dual Transceiver with Receivers Active in Shutdown |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5610 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5611 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5612 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5618CUE | 制造商:MAX 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| MAX561C/D | 功能描述:RS-232接口集成電路 3.3V Transceiver with Two EIA TIA 562 Receivers Active in Shutdown RoHS:否 制造商:Exar 數(shù)據(jù)速率:52 Mbps 工作電源電壓:5 V 電源電流:300 mA 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-100 封裝: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。