- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383441 > MAX5592EUG (MAXIM INTEGRATED PRODUCTS INC) Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs PDF資料下載
參數(shù)資料
| 型號： | MAX5592EUG |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | DAC |
| 英文描述： | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 3 us SETTLING TIME, 10-BIT DAC, PDSO24 |
| 封裝： | 4.40 MM, MO-153AD, TSSOP-24 |
| 文件頁數(shù)： | 28/33頁 |
| 文件大小： | 1114K |
| 代理商： | MAX5592EUG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁
M
Buffered, Fast-Settling, Octal, 12/10/8-Bit,
Voltage-Output DACs
28
______________________________________________________________________________________
SET
,
MID
,
CLR
The
SET
,
MID
, and
CLR
signals force the DAC outputs
to full scale, midscale, or zero scale (Figure 5). These
signals cannot be active at the same time.
The active-low
SET
input forces the DAC outputs to full
scale when
SET
is low. When
SET
is high, the DAC out-
puts follow the data in the DAC registers.
The active-low
MID
input forces the DAC outputs to
midscale when
MID
is low. When
MID
is high, the DAC
outputs follow the data in the DAC registers.
The active-low
CLR
input forces the DAC outputs to
zero scale when
CLR
is low. When
CLR
is high, the
DAC outputs follow the data in the DAC registers.
If
CLR
,
MID
, or
SET
signals go low during a write com-
mand, reload the data to ensure accurate results.
Power-Down Lockout (
PDL
)
The
PDL
active-low, software-shutdown lockout input
overrides (not overwrites) the PD_0 and PD_1 shutdown-
mode bits.
PDL
cannot be active at the same time as
SHDN1K
or
SHDN100K
(see the
Shutdown Mode
(
SHDN1K
,
SHDN100K
)
section).
If the PD_0 and PD_1 bits command the DAC to
shut down prior to
PDL
going low, the DAC returns to
shutdown mode immediately after
PDL
goes high,
unless the PD_0 and PD_1 bits were modified through
the serial interface in the meantime.
Shutdown Mode (
SHDN1K
,
SHDN100K
)
The
SHDN1K
and
SHDN100K
are active-low signals
that override (not overwrite) the PD_1 and PD_0 bit set-
tings. For the MAX5590/MAX5592/MAX5594, drive
SHDN1K
low to select shutdown mode with OUTA–
OUTH internally terminated with 1k
to ground, or drive
SHDN100K
low to select shutdown with an internal
100k
termination. For the MAX5591/MAX5593/
MAX5595, drive
SHDN1K
low for shutdown with 1k
output termination, or drive
SHDN100K
low for shut-
down with high-impedance outputs.
For proper shutdown, first select a shutdown mode
(Table 8), then use the shutdown-control bits as listed
in Table 2b.
Data Output (DOUTRB, DOUTDC0, DOUTDC1)
UPIO1 and UPIO2 can be configured as serial data out-
puts, DOUTRB (data out for read back), DOUTDC0
(data out for daisy-chaining, mode 0), and DOUTDC1
(data out for daisy-chaining, mode 1). The differences
between DOUTRB and DOUTDC0 (or DOUTDC1) are
as follows:
The source of read-back data on DOUTRB is the
DOUT register. Daisy-chain DOUTDC_ data comes
directly from the shift register.
Read-back data on DOUTRB is only present after a
DAC read command. Daisy-chain data is present on
DOUTDC_ for any DAC write after the first 16 bits
are written.
The DOUTRB idle state (
CS
= high) for read back is
high impedance. Daisy-chain DOUTDC_ idles high
when inactive to avoid floating the data input in the
next device in the daisy-chain.
See Figures 1 and 2 for timing details.
t
GP
t
LDS
END OF
CYCLE*
GPO_
LDAC
* END-OF-CYCLE REPRESENTS THE RISING EDGE OF CS OR THE 16TH
ACTIVE CLOCK EDGE, DEPENDING ON THE MODE OF OPERATION.
t
CMS
t
LDL
t
S
±
0.5 LSB
TOGG
V
OUT_
LDAC
PDL
CLR,
MID, OR
SET
PDL AFFECTS DAC OUPTUTS (V
OUT_
) ONLY IF DACS WERE PREVIOUSLY SHUT DOWN.
Figure 5. Asynchronous Signal Timing
Figure 6. GPO_ and
LDAC
Signal Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5593EUI | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
| MAX5594EUG | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
| MAX5595EUI | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
| MAX5632 | 16-Bit DACs with 32-Channel Sample-and-Hold Outputs |
| MAX561 | 3.3V Transceiver with Two EIA TIA 562 Receivers Active in Shutdown |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5592EUG+ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit 8Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5592EUG+T | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit 8Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5592EUG-T | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5593EUI | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5593EUI+ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit 8Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。