- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383319 > MAX1446 (Maxim Integrated Products, Inc.) 10-Bit, 60Msps, 3.0V, Low-Power ADC with Internal Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1446 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | 10-Bit, 60Msps, 3.0V, Low-Power ADC with Internal Reference |
| 中文描述： | 10位、60Msps、3.0V、低功耗ADC，內(nèi)置基準(zhǔn) |
| 文件頁(yè)數(shù)： | 10/16頁(yè) |
| 文件大?。?/td> | 282K |
| 代理商： | MAX1446 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
M
10-Bit, 60Msps, 3.0V, Low-Power
ADC with Internal Reference
10
______________________________________________________________________________________
Detailed Description
The MAX1446 uses a 10-stage, fully differential,
pipelined architecture (Figure 1) that allows for high-
speed conversion while minimizing power consump-
tion. Each sample moves through a pipeline stage
every half-clock cycle. Counting the delay through the
output latch, the clock-cycle latency is 5.5.
A 1.5-bit (2-comparator) flash ADC converts the held
input voltage into a digital code. The following digital-
to-analog converter (DAC) converts the digitized result
back into an analog voltage, which is then subtracted
from the original held input signal. The resulting error
signal is then multiplied by two, and the product is
passed along to the next pipeline stage where the
process is repeated until the signal has been process-
ed by all 10 stages. Each stage provides a 1-bit resolu-
tion. Digital error correction compensates for ADC
comparator offsets in each pipeline stage and ensures
no missing codes.
Input Track-and-Hold Circuit
Figure 2 displays a simplified functional diagram of the
input T/H circuit in both track and hold mode. In track
mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b
are closed. The fully differential circuit samples the
input signal onto the two capacitors (C2a and C2b).
S2a and S2b set the common mode for the amplifier
input. The resulting differential voltage is held on C2a
and C2b. S4a, S4b, S5a, S5b, S1, S2a, and S2b are
then opened before S3a, S3b and S4c are closed, con-
necting capacitors C1a and C1b to the amplifier output,
and S4c is closed. This charges C1a and C1b to the
same values originally held on C2a and C2b. This value
is then presented to the first stage quantizer and iso-
lates the pipeline from the fast-changing input. The
wide-input-bandwidth T/H amplifier allows the
MAX1446 to track and sample/hold analog inputs of
high frequencies beyond Nyquist. The analog inputs
(IN+ and IN-) can be driven either differentially or single
ended. It is recommended to match the impedance of
IN+ and IN- and set the common-mode voltage to mid-
supply (V
DD
/2) for optimum performance.
Analog Input and Reference Configuration
The MAX1446 full-scale range is determined by the
internally generated voltage difference between REFP
(V
DD
/2 + V
REFIN
/4) and REFN (V
DD
/2 - V
REFIN
/4). The
ADC
’
s full-scale range is user adjustable through the
REFIN pin, which provides a high input impedance for
this purpose. REFOUT, REFP, COM (V
DD
/2), and REFN
are internally buffered, low-impedance outputs.
T/H
V
OUT
x2
Σ
FLASH
ADC
DAC
1.5 bits
MDAC
10
V
IN
V
IN
STAGE 1
STAGE 2
D9
–
D0
V
IN
= INPUT VOLTAGE BETWEEN
IN+ AND IN- (DIFFERENTIAL OR SINGLE ENDED)
DIGITAL CORRECTION LOGIC
STAGE 10
Figure 1. Pipelined Architecture—Stage Blocks
S3b
S3a
COM
S5b
S2b
S5a
IN+
IN-
S1
OUT
OUT
C2a
C2b
S4c
S4a
S4b
C1b
C1a
INTERNAL
BIAS
INTERNAL
BIAS
COM
TRACK
TRACK
CLK
INTERNAL
NON-OVERLAPPING
CLOCK SIGNALS
HOLD
HOLD
S2a
Figure 2. Internal T/H Circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1446EHJ | 10-Bit, 60Msps, 3.0V, Low-Power ADC with Internal Reference |
| MAX1447 | 1C Remote and Local TEMPERATURE SENSOR with N-Factor and Series Resistance Correction 16-SSOP/QSOP -40 to 125 |
| MAX1496EAI | 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers |
| MAX1496EPI | 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers |
| MAX1498ECJ | 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1446EHJ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1446EHJ+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 60Msps 3V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1446EHJ+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 60Msps 3V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1446EHJ-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1446GHJ+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 60Msps 3V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。