- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383319 > MAX1429ETN (MAXIM INTEGRATED PRODUCTS INC) 15-Bit, 100Msps ADC with -77.7dBFS Noise Floor for Baseband Applications PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1429ETN |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | 15-Bit, 100Msps ADC with -77.7dBFS Noise Floor for Baseband Applications |
| 中文描述： | 1-CH 15-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC56 |
| 封裝： | 8 X 8 MM, 0.8 MM HEIGHT, MO-220, TQFN-56 |
| 文件頁(yè)數(shù)： | 9/18頁(yè) |
| 文件大小： | 219K |
| 代理商： | MAX1429ETN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
M
15-Bit, 100Msps ADC with -77.7dBFS
Noise Floor for Baseband Applic ations
_______________________________________________________________________________________
9
Detailed Desc ription
Figure 1 provides an overview of the MAX1429 archi-
tecture. The MAX1429 employs an input T/H amplifier,
which has been optimized for low thermal noise and
low distortion. The high-impedance differential inputs to
the T/H amplifier (INP and INN) are self-biased at
3.33V, and support a full-scale differential input voltage
of 2.2V
P-P
. The output of the T/H amplifier is fed to a
multistage pipelined ADC core, which has also been
optimized to achieve a very low thermal noise floor and
low distortion.
A clock buffer receives a differential input clock wave-
form and generates a low-jitter clock signal for the input
T/H. The signal at the analog inputs is sampled at the
rising edge of the differential clock waveform. The dif-
ferential clock inputs (CLKP and CLKN) are high-
impedance inputs, are self-biased at 2.4V, and support
differential clock waveforms from 0.5V
P-P
to 3.0V
P-P
.
The outputs from the multistage pipelined ADC core
are delivered to error correction and formatting logic,
which in turn, deliver the 15-bit output code in two’s-
complement format to digital output drivers. The output
drivers provide CMOS-compatible outputs with levels
programmable over a 2.3V to 3.5V range.
Analog Inputs and
Common Mode (INP, INN, CM)
The signal inputs to the MAX1429 (INP and INN) are
balanced differential inputs. This differential configura-
tion provides immunity to common-mode noise coupling
and rejection of even-order harmonic terms. The differ-
ential signal inputs to the MAX1429 should be AC-cou-
pled and carefully balanced in order to achieve the best
dynamic performance (see the
Applications Information
section for more detail). AC-coupling of the input signal
is easily accomplished because the MAX1429 inputs
are self-biasing as illustrated in Figure 2. Although the
T/H inputs are high impedance, the actual differential
input impedance is nominally 1k
because of the two
500
bias resistors connected from each input to the
common-mode reference.
The CM pin provides a monitor of the input common-
mode self-bias potential. In most applications, in which
the input signal is AC-coupled, this pin is not connect-
ed. If DC-coupling of the input signal is required, this
pin may be used to construct a DC servo loop to con-
trol the input common-mode potential. See the
Applications Information
section for more details.
T/H
CORRECTION
LOGIC + OUTPUT
BUFFERS
INTERNAL
TIMING
INTERNAL
REFERENCE
INP
INN
CM
CLKP
CLKN
DAV
15
DATA BITS D0 THROUGH D14
AV
CC
DRV
CC
DV
CC
GND
MULTISTAGE
PIPELINE ADC CORE
CLOCK
BUFFER
MAX1429
Figure 1. Simplified MAX1429 Diagram
BUFFER
INTERNAL REFERENCE
AND BIASING CIRCUIT
T/H AMPLIFIER
T/H AMPLIFIER
500
500
CM
INP
INN
TO1. QUANTIZER STAGE
TO1. QUANTIZER STAGE
1k
Figure 2. Simplified Analog and Common-Mode Input Architecture
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1430 | 15-Bit, 100Msps ADC with -77.7dBFS Noise Floor for Baseband Applications |
| MAX1444 | 10-Bit, 40Msps, 3.0V, Low-Power ADC with Internal Reference |
| MAX1444EHJ | 10-Bit, 40Msps, 3.0V, Low-Power ADC with Internal Reference |
| MAX1446 | 10-Bit, 60Msps, 3.0V, Low-Power ADC with Internal Reference |
| MAX1446EHJ | 10-Bit, 60Msps, 3.0V, Low-Power ADC with Internal Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1429ETN+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| MAX1429ETN+TD | 制造商:Maxim Integrated Products 功能描述:ADC SGL PIPELINED 100MSPS 15-BIT PARALLEL 56TQFN EP - Tape and Reel |
| MAX1429ETN-D | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1429ETN-TD | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1430ETN+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。