參數(shù)資料
型號(hào)： MAX1415AEWE
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： ADC
英文描述： 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
中文描述： 2-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16
封裝： 0.300 INCH, MS-013AA, SOIC-16
文件頁(yè)數(shù)： 28/36頁(yè)
文件大?。?/td> 669K
代理商： MAX1415AEWE
M
Write to the calibration registers in normal mode only.
After writing to the calibration registers, the devices
implement the new offset and gain-register calibration
coefficients at the beginning of a new acquisition. To
ensure the results are valid, discard the first conversion
result after writing to the calibration registers.
To ensure that a conversion is not made using invalid
calibration data, drive FSYNC high prior to writing to the
calibration registers, and then release FSYNC low to ini-
tiate conversion.
Power-On Reset
At power-up, the serial interface, logic, digital filter, and
modulator circuits are reset. The registers are set to their
default values. The device returns to wait for a write to
the communications register. For accurate measure-
ments, perform calibration routines after power-up. Allow
time for the external reference and internal or external
oscillator to start up before starting calibration. See the
Typical Operating Characteristics
for typical internal and
external oscillator startup times.
Reset
Drive
RESET
low to reset the MAX1415/MAX1416 to
power-on reset status.
DRDY
goes high and all communi-
cation to the MAX1415/MAX1416 is ignored while
RESET
is low. Upon releasing
RESET
, the device must be recon-
figured to begin a conversion. The device returns to wait-
ing for a write to the communication register after a reset
has been performed. Perform a calibration sequence fol-
lowing a reset for accurate conversions.
When using an external clock or crystal oscillator, the
MAX1415/MAX1416 clock generator continues to run
when
RESET
is pulled low. This allows any device run-
ning from CLKOUT to be uninterrupted when the device
is in reset while using an external clock.
Selecting Custom Output Data Rates and
First Notch Frequency
The recommended frequency range of the external
clock is 400kHz to 2.5MHz (clkdw = 0). The output data
rate and first notch frequency are dependent on the
decimation rate of the digital filter. Table 14 shows the
available decimation rates of the digital filter. The out-
put data rate and filter first notch is calculated using the
following formula:
(if CLKDIV = 1).
(if CLKDIV = 0).
Note:
First notch filter frequency = output data rate.
Performing a Conversion
At power-on reset, the MAX1415/MAX1416 expect a
write to the communications register. Writing to the
communications register selects the acquisition chan-
nel, read/write operation for the next register, power-
down/normal mode, and the address of the following
register to be accessed. The MAX1415/MAX1416 have
six user-accessible registers, which control the function
of the device and allow the result to be read. Write to
the communications register before accessing any
other registers.
Writing to the clock and setup registers after configuring
and initializing the host processor serial port sets up the
MAX1415/MAX1416. Use self- or system calibrations to
minimize offset and gain errors (see the
Calibration
sec-
tion for more details). Set FSYNC = 0 to begin calibration
or conversion. The MAX1415/MAX1416 perform free-run-
ning acquisitions when FSYNC is low (see the
Using
FSYNC
section). The μC can poll the
DRDY
bit of the
communications register and read the data register
when the
DRDY
bit returns a 0. For hardware polling, the
DRDY
output goes low when the new data is valid in the
data register.
The data register can be read multiple times while the
next conversion takes place.
The flow diagram in Figure 11 shows an example
sequence required to perform a conversion on channel
1 (AIN1+/AIN1-) after a power-on reset.
Output data rate
f
Decimation Rate
CLKIN
×
=
128
Output data rate
f
Decimation Rate
CLKIN
×
0 5
=
128
16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADCs
28
______________________________________________________________________________________
Table 14. Filter Select and Decimation
Rate
CLK
0
0
0
0
1
1
1
1
FS1
0
0
1
1
0
0
1
1
FS0
0
1
0
1
0
1
0
1
DECIMATION RATE
391
313
78
39
384
320
77
38
相關(guān)PDF資料
PDF描述
MAX1415CNE 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
MAX1415CUE 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
MAX1415CWE 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
MAX1415ENE 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
MAX1415EUE 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1415AEWE+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 2Ch .5ksps 1.75V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1415AEWE+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 2Ch .5ksps 1.75V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1415AEWE-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1415ENE 制造商:Maxim Integrated Products 功能描述:16-BIT, LOW-POWER, 2-CHANNEL, SIGMA-DELTA ADC - Rail/Tube
MAX1415EPE 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*