參數(shù)資料
型號: MAX1348BETX+T
廠商: Maxim Integrated Products
文件頁數(shù): 4/39頁
文件大?。?/td> 0K
描述: IC ADC/DAC 12BIT W/FIFO 36WQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
類型: ADC,DAC
分辨率(位): 12 b
采樣率(每秒): 225k
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
電壓電源: 模擬和數(shù)字
電源電壓: 4.75 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 36-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 36-TQFN 裸露焊盤(6x6)
包裝: 帶卷 (TR)
MAX1340/MAX1342/MAX1346/MAX1348
12-Bit, Multichannel ADCs/DACs with FIFO,
Temperature Sensing, and GPIO Ports
12
______________________________________________________________________________________
Pin Description
MAX1340
MAX1342
MAX1346
MAX1348
NAME
FUNCTION
1, 2, 16–19,
24, 25
16–19
1, 2, 16–19,
24, 25, 31,
34
16–19, 31,
34
D.C.
Do Not Connect. Do not connect to this pin.
3
333
EOC
Active-Low End-of-Conversion Output. Data is valid after the
falling edge of
EOC.
4
444
DVDD
Digital Positive Power Input. Bypass DVDD to DGND with a
0.1F capacitor.
5
DGND
Digital Ground. Connect DGND to AGND.
6
DOUT
Serial Data Output. Data is clocked out on the falling edge of
the SCLK clock in clock modes 00, 01, and 10. Data is
clocked out on the rising edge of the SCLK clock in clock
mode 11. High impedance when
CS is high.
7
SCLK
Serial Clock Input. Clocks data in and out of the serial
interface. (Duty cycle must be 40% to 60%.) See Table 4 for
details on programming the clock mode.
8
888
DIN
Serial Data Input. DIN data is latched into the serial interface
on the falling edge of SCLK.
9–12
OUT0–
OUT3
DAC Outputs
13
AVDD
Positive Analog Power Input. Bypass AVDD to AGND with a
0.1F capacitor.
14
AGND
Analog Ground
15, 23, 32,
33
15, 23, 32,
33
15, 23, 32,
33
15, 23, 32,
33
N.C.
No Connection. Not internally connected.
20
LDAC
Active-Low Load DAC.
LDAC is an asynchronous active-low
input that updates the DAC outputs. Drive
LDAC low to make
the DAC registers transparent.
21
CS
Active-Low Chip-Select Input. When
CS is low, the serial
interface is enabled. When
CS is high, DOUT is high
impedance.
22
RES_SEL
Reset Select. Selects DAC wake-up mode. Set RES_SEL low
to wake up the DAC outputs with a 100k
resistor to GND or
set RES_SEL high to wake up the DAC outputs with a 100k
resistor to VREF. Set RES_SEL high to power up the DAC input
register to FFFh. Set RES_SEL low to power up the DAC input
register to 000h.
相關(guān)PDF資料
PDF描述
VI-204-MY-S CONVERTER MOD DC/DC 48V 50W
MAX186CCAP+T IC ADC 12BIT SERIAL 20-SSOP
VI-25M-MY-S CONVERTER MOD DC/DC 10V 50W
V375B15M300BG2 CONVERTER MOD DC/DC 15V 300W
MAX1346BETX+T IC ADC/DAC 12BIT W/FIFO 36WQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX134C/D 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX134CMH 制造商:Maxim Integrated Products 功能描述:44 PINS MQFP PKG - Bulk
MAX134CMH+ 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX134CMH+D 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 9V 3 3/4 Digit 6V DMM Circuit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX134CMH+T 制造商:Maxim Integrated Products 功能描述:- Tape and Reel