- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299438 > M68AW256ML70ZH6E (STMICROELECTRONICS) 256K X 16 STANDARD SRAM, 70 ns, PBGA48 PDF資料下載
參數(shù)資料
| 型號： | M68AW256ML70ZH6E |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | SRAM |
| 英文描述： | 256K X 16 STANDARD SRAM, 70 ns, PBGA48 |
| 封裝： | 6 X 8 MM, 0.75 MM PITCH, LEAD FREE, TFBGA-48 |
| 文件頁數(shù)： | 8/23頁 |
| 文件大?。?/td> | 379K |
| 代理商： | M68AW256ML70ZH6E |
M68AW256M
16/23
Table 8. Write Mode AC Characteristics
Note: 1. At any given temperature and voltage condition, tWLQZ is less than tWHQX for any given device.
2. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output
voltage levels.
Symbol
Parameter
M68AW256M
Unit
55
70
tAVAV
Write Cycle Time
Min
55
70
ns
tAVBH
Address Valid to LB, UB High
Min
45
60
ns
tAVBL
Addess Valid to LB, UB Low
Min
0
ns
tAVEH
Address Valid to Chip Enable High
Min
45
60
ns
tAVEL
Address valid to Chip Enable Low
Min
0
ns
tAVWH
Address Valid to Write Enable High
Min
45
60
ns
tAVWL
Address Valid to Write Enable Low
Min
0
ns
tBHAX
LB, UB High to Address Transition
Min
0
ns
tBHDX
LB, UB High to Input Transition
Min
0
ns
tBLBH
LB, UB Low to LB, UB High
Min
45
60
ns
tBLEH
LB, UB Low to Chip Enable High
Min
45
60
ns
tBLWH
LB, UB Low to Write Enable High
Min
45
60
ns
tDVBH
Input Valid to LB, UB High
Min
25
30
ns
tDVEH
Input Valid to Chip Enable High
Min
25
30
ns
tDVWH
Input Valid to Write Enable High
Min
25
30
ns
tEHAX
Chip Enable High to Address Transition
Min
0
ns
tEHDX
Chip enable High to Input Transition
Min
0
ns
tELBH
Chip Enable Low to LB, UB High
Min
45
60
ns
tELEH
Chip Enable Low to Chip Enable High
Min
45
60
ns
tELWH
Chip Enable Low to Write Enable High
Min
45
60
ns
tWHAX
Write Enable High to Address Transition
Min
0
ns
tWHDX
Write Enable High to Input Transition
Min
0
ns
tWHQX
(1)
Write Enable High to Output Transition
Min
5
ns
tWLBH
Write Enable Low to LB, UB High
Min
45
60
ns
tWLEH
Write Enable Low to Chip Enable High
Min
45
60
ns
tWLQZ
(1,2)
Write Enable Low to Output Hi-Z
Max
20
ns
tWLWH
Write Enable Low to Write Enable High
-L version
Min
45
60
ns
-N version
Min
40
50
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M74HC08RM13TR | QUAD 2-INPUT AND GATE |
| M74HC244-1DWP | Dual 4-Bit Non-Inverting Buffer/Driver |
| M74HC244-1FP | Dual 4-Bit Non-Inverting Buffer/Driver |
| M74HC244-1P | Dual 4-Bit Non-Inverting Buffer/Driver |
| M74HCT08RM13TR | QUAD 2-INPUT AND GATE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M68AW256ML70ZH6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit (256K x16) 3.0V Asynchronous SRAM |
| M68AW256ML70ZH6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit (256K x16) 3.0V Asynchronous SRAM |
| M68AW256MN55ND1 | 制造商:STMicroelectronics 功能描述: |
| M68AW256MN55ND1E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit (256K x16) 3.0V Asynchronous SRAM |
| M68AW256MN55ND1F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit (256K x16) 3.0V Asynchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。