參數(shù)資料
型號: M50FLW080AN5T
廠商: STMICROELECTRONICS
元件分類: PROM
英文描述: 1M X 8 FLASH 3V PROM, 11 ns, PDSO40
封裝: 10 X 20 MM, PLASTIC, TSOP-40
文件頁數(shù): 5/53頁
文件大?。?/td> 945K
代理商: M50FLW080AN5T
13/53
M50FLW080A, M50FLW080B
Note that, during a Bus Write operation, the Com-
mand Interface starts executing the command as
soon as the data is fully received. A Bus Abort dur-
ing the final TAR cycles is not guaranteed to abort
the command. The bus, however, will be released
immediately.
Standby. When FWH4/LFRAME is High, VIH, the
device is put into Standby mode, where FWH0/
LAD0-FWH3/LAD3 are put into a high-impedance
state and the Supply Current is reduced to the
Standby level, ICC1.
Reset. During the Reset mode, all internal circuits
are switched off, the device is deselected, and the
outputs are put to high-impedance. The device is
in the Reset mode when Interface Reset, RP, or
CPU Reset, INIT, is driven Low, VIL. RP or INIT
must be held Low, VIL, for tPLPH. The memory re-
verts to the Read mode upon return from the Re-
set mode, and the Lock Registers return to their
default states regardless of their states before Re-
set. If RP or INIT goes Low, VIL, during a Program
or Erase operation, the operation is aborted and
the affected memory cells no longer contain valid
data. The device can take up to tPLRH to abort a
Program or Erase operation.
Block Protection. Block
Protection
can
be
forced using the signals Top Block Lock, TBL, and
Write Protect, WP, regardless of the state of the
Lock Registers.
Address/Address Multiplexed (A/A Mux) Bus
Operations
The Address/Address Multiplexed (A/A Mux) Inter-
face has a more traditional-style interface. The sig-
nals consist of a multiplexed address signals (A0-
A10), data signals, (DQ0-DQ7) and three control
signals (RC, G, W). An additional signal, RP, can
be used to reset the memory.
The Address/Address Multiplexed (A/A Mux) Inter-
face is included for use by Flash Programming
equipment for faster factory programming. Only a
subset of the features available to the Firmware
Hub (FWH)/Low Pin Count (LPC) Interface are
available; these include all the Commands but ex-
clude the Security features and other registers.
The following operations can be performed using
the appropriate bus cycles: Bus Read, Bus Write,
Output Disable and Reset.
When the Address/Address Multiplexed (A/A Mux)
Interface is selected, all the blocks are unprotect-
ed. It is not possible to protect any blocks through
this interface.
Bus Read. Bus Read operations are used to read
the contents of the Memory Array, the Electronic
Signature or the Status Register. A valid Bus Read
operation begins by latching the Row Address and
Column Address signals into the memory using
the Address Inputs, A0-A10, and the Row/Column
Address Select RC. Write Enable (W) and Inter-
face Reset (RP) must be High, VIH, and Output
Enable, G, Low, VIL. The Data Inputs/Outputs will
output the value, according to the timing con-
straints specified in Figure 17., and Table 28..
Bus Write. Bus Write operations are used to write
to the Command Interface. A valid Bus Write oper-
ation begins by latching the Row Address and Col-
umn Address signals into the memory using the
Address Inputs, A0-A10, and the Row/Column Ad-
dress Select RC. The data should be set up on the
Data Inputs/Outputs; Output Enable, G, and Inter-
face Reset, RP, must be High, VIH; and Write En-
able, W, must be Low, VIL. The Data Inputs/
Outputs are latched on the rising edge of Write En-
able, W. See Figure 18., and Table 29., for details
of the timing requirements.
Output Disable. The data outputs are high-im-
pedance when the Output Enable, G, is at VIH.
Reset. During the Reset mode, all internal circuits
are switched off, the device is deselected, and the
outputs are put at high-impedance. The device is
in the Reset mode when RP is Low, VIL. RP must
be held Low, VIL for tPLPH. If RP goes Low, VIL,
during a Program or Erase operation, the opera-
tion is aborted, and the affected memory cells no
longer contain valid data. The memory can take up
to tPLRH to abort a Program or Erase operation.
相關PDF資料
PDF描述
M510-007-04-03 1 CONTACT(S), GLASS FILLED POLYFORMALDEHYDE POLYETHYLENE, FEMALE, CIRCULAR CONNECTOR, SOLDER, JACK
M510-009-03-00 1 CONTACT(S), GLASS FILLED POLYFORMALDEHYDE POLYETHYLENE, FEMALE, CIRCULAR CONNECTOR, SOLDER, JACK
M510-009-03-01 1 CONTACT(S), GLASS FILLED POLYFORMALDEHYDE POLYETHYLENE, FEMALE, CIRCULAR CONNECTOR, SOLDER, JACK
M510-009-03-03 1 CONTACT(S), GLASS FILLED POLYFORMALDEHYDE POLYETHYLENE, FEMALE, CIRCULAR CONNECTOR, SOLDER, JACK
M510-009-04-00 1 CONTACT(S), GLASS FILLED POLYFORMALDEHYDE POLYETHYLENE, FEMALE, CIRCULAR CONNECTOR, SOLDER, JACK
相關代理商/技術參數(shù)
參數(shù)描述
M50FLW080AN5TG 功能描述:IC FLASH 8MBIT 33MHZ 40TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
M50FLW080AN5TP 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit (13 x 64KByte Blocks + 3 x 16 x 4KByte Sectors), 3V Supply Firmware Hub / Low Pin Count Flash Memory
M50FLW080ANB5 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit (13 x 64KByte Blocks + 3 x 16 x 4KByte Sectors), 3V Supply Firmware Hub / Low Pin Count Flash Memory
M50FLW080ANB5G 功能描述:閃存 8Mbit 3V Firmwre Hub Low pin-count flash RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel
M50FLW080ANB5P 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit (13 x 64KByte Blocks + 3 x 16 x 4KByte Sectors), 3V Supply Firmware Hub / Low Pin Count Flash Memory