- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄224146 > M40SZ100W (意法半導(dǎo)體) 5V or 3V NVRAM SUPERVISOR FOR LPSRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | M40SZ100W |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 5V or 3V NVRAM SUPERVISOR FOR LPSRAM |
| 中文描述： | 5V或3V的LPSRAM NVRAM中督導(dǎo)員 |
| 文件頁(yè)數(shù)： | 18/19頁(yè) |
| 文件大小： | 285K |
| 代理商： | M40SZ100W |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)
M40SZ100Y, M40SZ100W
8/19
OPERATION
The M40SZ100Y/W, as shown in Figure 7, page 5,
can control one (two, if placed in parallel) standard
low-power SRAM. This SRAM must be configured
to have the chip enable input disable all other input
signals. Most slow, low-power SRAMs are config-
ured like this, however many fast SRAMs are not.
During normal operating conditions, the condi-
tioned chip enable (ECON) output pin follows the
chip enable (E) input pin with timing shown in Ta-
VOUT. This switch has a voltage drop of less than
0.3V (IOUT1).
When VCC degrades during a power failure, ECON
is forced inactive independent of E. In this situa-
tion, the SRAM is unconditionally write protected
as VCC falls below an out-of-tolerance threshold
(VPFD). For the M40SZ100Y/W the power fail de-
If chip enable access is in progress during a power
fail detection, that memory cycle continues to com-
pletion before the memory is write protected. If the
memory cycle is not terminated within time tWPT,
ECON is unconditionally driven high, write protect-
ing the SRAM. A power failure during a WRITE cy-
cle may corrupt data at the currently addressed
location, but does not jeopardize the rest of the
SRAM's contents. At voltages below VPFD (min),
the user can be assured the memory will be write
protected within the Write Protect Time (tWPT) pro-
As VCC continues to degrade, the internal switch
disconnects VCC and connects the internal battery
to VOUT. This occurs at the switchover voltage
(VSO). Below the VSO, the battery provides a volt-
age VOHB to the SRAM and can supply current
When VCC rises above VSO, VOUT is switched
back to the supply voltage. Output ECON is held in-
active for tCER (120ms maximum) after the power
supply has reached VPFD, independent of the E in-
put, to allow for processor stabilization (see Figure
Data Retention Lifetime Calculation
Most low power SRAMs on the market today can
be used with the M40SZ100Y/W NVRAM Control-
ler. There are, however some criteria which should
be used in making the final choice of which SRAM
to use. The SRAM must be designed in a way
where the chip enable input disables all other in-
puts to the SRAM. This allows inputs to the
M40SZ100Y/W and SRAMs to be “Don't care”
page 9). The SRAM should also guarantee data
retention down to VCC = 2.0V. The chip enable ac-
cess time must be sufficient to meet the system
needs with the chip enable propagation delays in-
cluded.
If data retention lifetime is a critical parameter for
the system, it is important to review the data reten-
tion
current
specifications
for
the
particular
SRAMs being evaluated. Most SRAMs specify a
data retention current at 3.0V. Manufacturers gen-
erally specify a typical condition for room temper-
ature along with a worst case condition (generally
at elevated temperatures). The system level re-
quirements will determine the choice of which val-
ue to use. The data retention current value of the
SRAMs can then be added to the ICCDR value of
the M40SZ100Y/W to determine the total current
requirements for data retention. The available bat-
tery capacity for the SNAPHAT of your choice
(see Table 13, page 17) can then be divided by
this current to determine the amount of data reten-
tion available.
CAUTION: Take care to avoid inadvertent dis-
charge through VOUT and ECON after battery has
been attached.
For a further more detailed review of lifetime calcu-
lations, please see Application Note AN1012.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M40SZ100WMH | 5V or 3V NVRAM SUPERVISOR FOR LPSRAM |
| M40SZ100WMQ | 5V or 3V NVRAM SUPERVISOR FOR LPSRAM |
| M40SZ100WSH | 5V or 3V NVRAM SUPERVISOR FOR LPSRAM |
| M40SZ100Y | 5V or 3V NVRAM SUPERVISOR FOR LPSRAM |
| M41ST84Y | 5.0 or 3.0V, 512 bit 64 x 8 SERIAL RTC with SUPERVISORY FUNCTIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M40SZ100WMH | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5V or 3V NVRAM SUPERVISOR FOR LPSRAM |
| M40SZ100WMH6 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5V or 3V NVRAM SUPERVISOR FOR LPSRAM |
| M40SZ100WMH6E | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5 V or 3 V NVRAM supervisor for LPSRAM |
| M40SZ100WMH6F | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5 V or 3 V NVRAM supervisor for LPSRAM |
| M40SZ100WMH6TR | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5V or 3V NVRAM SUPERVISOR FOR LPSRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。