參數(shù)資料
型號(hào): M37906M8C-XXXSP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDIP42
封裝: 0.600 INCH, 1.78 MM PITCH, PLASTIC, SDIP-42
文件頁數(shù): 50/99頁
文件大?。?/td> 1313K
代理商: M37906M8C-XXXSP
AT86RF212
Bit
3
2
1
0
Name
AACK_I_AM_COORD
CSMA_SEED_1
Read/Write
R/W
Reset Value
0
1
0
Bit 7:6 – AACK_FVN_MODE
The frame control field of the MAC header (MHR) contains a frame version subfield.
The setting of AACK_FVN_MODE specifies the frame filtering and acknowledgement
behavior of the AT86RF212. According to the content of these register bits, the radio
transceiver passes frames with a specific set of frame version numbers.
Thus, the register bit AACK_FVN_MODE defines the maximum acceptable frame
version. Received frames with a higher frame version number than configured do not
pass the Frame Filter and thus are not acknowledged.
Table 6-21. Frame Version Subfield dependent Frame Acceptance
Register Bits
Value
Description
0
Accept frames with version number 0
1
Accept frames with version number 0 or 1
2
Accept frames with version number 0 or 1 or 2
AACK_FVN_MODE
3
Accept frames independent of frame version number
Bit 5:0
Refer to section 5.2.6.
6.3 Frame Check Sequence (FCS)
A FCS mechanism employing a 16-bit International Telecommunication Union -
Telecommunication Standardization Sector (ITU-T) cyclic redundancy check (CRC) can
be used to detect errors in frames.
6.3.1 Overview
The FCS is intended for use at the MAC layer in order to detect corrupted frames. It is
computed by applying an ITU-T CRC polynomial to all transmitted/received bytes
following the length field (MHR and MSDU fields). The FCS has a length of 16 bit and is
located in the last two octets of the PSDU.
By default, the AT86RF212 generates and inserts the FCS octets autonomously during
transmit process. This behavior can be disabled by setting register bit
TX_AUTO_CRC_ON = 0 (register 0x04, TRX_CTRL_1).
An automatic FCS check is always performed during frame reception.
6.3.2 CRC Calculation
The CRC polynomial used in IEEE 802.15.4 networks is defined by
1
)
(
5
12
16
+
=
x
G
.
The FCS shall be calculated for transmission using the following algorithm:
Let
1
2
1
0
)
(
+
=
k
b
x
b
x
b
x
b
x
M
K
77
8168C-MCU Wireless-02/10
相關(guān)PDF資料
PDF描述
M32182F8TFP 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144
MICD-038-03.75-TTR-SBR-2-B INTERCONNECTION DEVICE
MICD-038-03.75-TBL-TUE-4-F INTERCONNECTION DEVICE
MICD-076-03.75-TBR-TTR-1-B INTERCONNECTION DEVICE
MICD-076-03.75-TED-SED-3-S INTERCONNECTION DEVICE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37906T-PRB 功能描述:DEV POD PROBE FOR M37900T2-RPD-E RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF)
M37920FCCGP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920FCCHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920FGCGP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920FGCHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION