![](http://datasheet.mmic.net.cn/30000/M37531M8-XXXFP_datasheet_2359835/M37531M8-XXXFP_121.png)
7531 Group User’s Manual
3-5
APPENDIX
3.1 Electrical characteristics
(3)
Electrical characteristics (General purpose)
Table 3.1.4 Electrical characteristics
(VCC = 2.2 to 5.5 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted)
Min.
Typ.
Max.
Symbol
Parameter
Limits
Unit
IOH = –5 mA
VCC = 4.0 to 5.5 V
IOH = –1.0 mA
VCC = 2.2 to 5.5 V
IOL = 5 mA
VCC = 4.0 to 5.5 V
IOL = 1.5 mA
VCC = 4.0 to 5.5 V
IOL = 1.0 mA
VCC = 2.2 to 5.5 V
IOL = 15 mA
VCC = 4.0 to 5.5 V
IOL = 1.5 mA
VCC = 4.0 to 5.5 V
IOL = 10 mA
VCC = 2.2 to 5.5 V
VI = VCC
(Pin floating. Pull up
transistors “off”)
VI = VCC
VI = VSS
(Pin floating. Pull up
transistors “off”)
VI = VSS
(Pull up transistors “on”)
Test conditions
VCC–1.5
VCC–1.0
“H” output voltage P00–P07, P10–P14, P20–P27,
P30–P37 (Note 1)
“L” output voltage P00–P07, P10–P14, P20–P27,
P37
“L” output voltage P30–P36
Hysteresis
CNTR0, INT0, INT1(Note 2)
P00–P07 (Note 3)
Hysteresis
RXD, SCLK, SDATA (Note 2)
Hysteresis
“H” input current
P00–P07, P10–P14, P20–P27,
P30–P37
“H” input current
RESET
“H” input current
XIN
“L” input current
P00–P07, P10–P14, P20–P27,
P30–P37
“L” input current
RESET, CNVSS
“L” input current
XIN
“L” input current
P00–P07, P30–P37
RAM hold voltage
1.5
0.3
1.0
2.0
0.3
V
VOH
VOL
0.4
V
VT+–VT–
V
0.5
4.0
–4.0
–0.2
5.0
–5.0
–0.5
5.5
V
A
mA
V
VT+–VT–
IIH
IIL
VRAM
When clock stopped
2.0
RESET
1.0
V
ICC
Power source current
5.0
Ta = 25 °C
Ta = 85 °C
0.5
5.0
2.0
0.1
1.6
0.2
0.5
8.0
1.5
8.0
5.0
1.0
10
mA
A
High-speed mode, f(XIN) = 8 MHz
Output transistors “off”
High-speed mode, f(XIN) = 2 MHz, VCC = 2.2 V
Output transistors “off”
Double-speed mode, f(XIN) = 4 MHz
Output transistors “off”
Middle-speed mode, f(XIN) = 8 MHz
Output transistors “off”
f(XIN) = 8 MHz (in WIT state)
Functions except timers 1 and 2 stop
Output transistors “off”
f(XIN) = 2 MHz, VCC = 2.2 V (in WIT state)
Output transistors “off”
Increment when A-D conversion is executed
f(XIN) = 8 MHz, VCC = 5 V
All oscillation stopped (in STP state)
Output transistors “off”
Notes 1: P11 is measured when the P11/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is “0”.
2: RXD, SCLK, SDATA, INT0, and INT1 have hysteresises only when bits 0 to 2 of the port P1P3 control register are set to “0” (CMOS level).
3: It is available only when operating key-on wake up.
3.2