- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385508 > M37225M8 (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | M37225M8 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER |
| 中文描述： | 單芯片8位CMOS微機(jī)電壓合成與屏幕顯示控制器 |
| 文件頁(yè)數(shù)： | 38/133頁(yè) |
| 文件大小： | 1610K |
| 代理商： | M37225M8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
38
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
with ON-SCREEN DISPLAY CONTROLLER
M37225M6–XXXSP, M37225M8–XXXSP
M37225ECSP
MITSUBISHI MICROCOMPUTERS
Rev. 1.0
(8) Bit 7: Communication mode specification bit
(master/slave specification bit: MST)
This bit is used for master/slave specification for data communica-
tion. When this bit is “0,” the slave is specified, so that a START
condition and a STOP condition generated by the master are received,
and data communication is performed in synchronization with the
clock generated by the master. When this bit is “1,” the master is
specified and a START condition and a STOP condition are gener-
ated, and also the clocks required for data communication are gen-
erated on the SCL.
The MST bit is cleared to “0” in one of the following conditions.
Immediately after completion of 1-byte data transmission when
arbitration lost is detected
When a STOP condition is detected.
When occurence of a START condition is disabled by the START
condition duplication preventing function (Note).
At reset
Fig. 8.6.7 I
2
C Status Register
7 b
6 b
5 b
4 b
3 b
2 b
1 b
0
I
2
C
s
t
a
t
u
s
r
e
g
i
s
t
e
r
(
S
1
)
[
A
d
d
r
e
s
s
0
0
D
9
1
6
]
I
2
C
S
t
a
t
u
s
R
e
g
i
s
t
e
r
0
3
4
5
6
,
7
b
7
0
0
1
1
b
0
1
0
1
6
:
:
:
:
S
S
M
M
l
l
a
a
a
a
v
v
s
s
e
e
t
e
t
e
r
t
r
r
e
r
r
t
c
i
e
s
c
a
v
m
i
e
n
s
e
t
e
m
m
m
i
t
o
d
o
o
m
e
d
d
o
a
n
i
e
e
d
e
r
v
m
e
1
2
0
0
0
1
0
B
N
a
m
e
F
u
n
c
t
i
o
n
s
A
I
n
f
t
e
r
r
e
s
e
t
R W
C
s
(
o
p
T
m
e
R
m
i
f
X
u
c
,
n
a
M
i
i
S
c
o
a
n
T
t
i
o
b
n
i
t
m
s
o
d
e
c
i
t
)
0
1
:
B
B
u
u
s
s
f
b
r
e
u
e
s
:
y
B
u
s
b
u
s
y
f
l
a
g
(
B
B
)
0
1
:
I
N
n
t
o
e
r
i
r
u
t
p
t
r
u
r
e
p
q
t
u
r
e
e
s
q
t
i
e
s
s
s
u
t
e
s
d
s
:
n
e
r
u
i
u
e
d
I
2
C
r
e
-
u
B
e
U
s
S
t
i
i
n
t
t
(
e
P
r
f
I
a
N
c
)
e
i
n
t
e
r
r
u
p
t
q
b
0
1
:
N
D
o
e
t
t
e
d
e
t
t
e
e
d
c
t
e
d
:
c
A
(
A
r
b
L
i
)
t
r
(
a
S
t
i
e
o
n
n
l
o
o
s
t
t
)
d
e
t
e
c
t
i
n
g
f
l
a
g
e
e
0
1
:
A
A
d
d
d
d
r
r
e
e
s
s
s
s
m
m
i
a
s
m
t
c
a
h
t
c
h
:
S
f
l
l
a
g
v
e
(
a
A
d
S
d
r
e
(
s
S
s
e
e
c
o
n
m
o
p
t
e
a
)
r
i
s
o
n
a
A
)
0
1
:
N
G
o
e
n
g
e
e
n
r
a
e
l
r
c
a
a
l
l
c
l
a
d
l
e
l
t
d
e
e
c
t
t
e
e
c
d
t
e
(S
d
:
G
(
A
e
n
e
0
r
)
a
(
l
S
c
e
a
e
l
l
n
d
o
e
t
t
e
e
)
c
t
i
n
g
f
l
a
g
D
0
1
:
L
L
a
a
s
s
t
t
b
b
i
i
t
t
=
=
“
“
0
1
”
”
:
L
(
a
S
s
e
t
e
r
e
n
c
o
e
t
e
i
v
)
e
b
i
t
(
L
R
B
)
N
o
t
e
:
T
h
e
s
e
b
i
t
s
a
n
d
f
l
a
g
s
c
a
n
b
e
r
e
a
d
o
u
t
,
b
u
t
c
a
n
n
n
o
t
b
e
w
r
i
t
t
e
n
.
d
e
t
e
r
m
i
n
a
t
e
R —
R —
R —
R —
R W
R W
0
R W
(S
e
e
n
o
t
e
)
e
e
n
o
t
e
)
(S
e
e
n
o
t
e
)
(S
e
e
n
o
t
e
)
Fig. 8.6.8 Interrupt Request Signal Generation Timing
SCL
PIN
IICIRQ
Note:
The START condition duplication prevention function disables the START
condition generation, reset of bit counter reset, and SCL output, when
the following condition is satisfied:
a START condition is set by another master device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37702M4AXXXFP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702M4BXXXFP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702S4AFP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702S4BFP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M3819 | 8-Bit Single Chip Microcomputer(8位單片微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37225MA | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SNGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER |
| M372429100 | 制造商:ITW Switches 功能描述:IN-RUSH |
| M372429200 | 制造商:ITW Switches 功能描述:IN-RUSH |
| M372499100 | 制造商:ITW Switches 功能描述:IN-RUSH |
| M372499200 | 制造商:ITW Switches 功能描述:HIGH IN-RUSH MINI ROCKER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。