參數(shù)資料
型號: M34571G6FP
元件分類: 微控制器/微處理器
英文描述: 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24
封裝: 5.30 X 10.10 MM, 0.80 MM PITCH, PLASTIC, SSOP-24
文件頁數(shù): 45/126頁
文件大小: 1776K
代理商: M34571G6FP
Rev.1.02
May 25, 2007
Page 25 of 124
REJ03B0179-0102
4571 Group
(4) Bit 3 of register I2
When the input of the P21/INT1 pin is controlled with the
bit 3 of register I2 in software, be careful about the
following notes.
Depending on the input state of the P21/INT1 pin, the external
1 interrupt request flag (EXF1) may be set when the bit 3 of
register I2 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 1 of register V1 to “0” (refer
to (1) in Figure 27) and then, change the bit 3 of register I2.
In addition, execute the SNZ1 instruction to clear the EXF1
flag to “0” after executing at least one instruction (refer to (2)
Also, set the NOP instruction for the case when a skip is
performed with the SNZ1 instruction (refer to (3) in Figure
Fig 27. External 1 interrupt program example-1
(5) Bit 3 of register I2
When the bit 3 of register I2 is cleared to “0”, the RAM
back-up mode is selected and the input of INT1 pin is
disabled, be careful about the following notes.
When the INT1 pin input is disabled (register I23 = “0”), set
the key-on wakeup of INT1 pin to be invalid (register L20 =
“0”) before system enters to the RAM back-up mode. (refer to
(1) in Figure 28)
.
Fig 28. External 1 interrupt program example-2
(6) Bit 2 of register I2
When the interrupt valid waveform of the P21/INT1 pin is
changed with the bit 2 of register I2 in software, be careful
about the following notes.
Depending on the input state of the P21/INT1 pin, the external
1 interrupt request flag (EXF1) may be set when the bit 2 of
register I2 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 1 of register V1 to “0” (refer
to (1) in Figure 29) and then, change the bit 2 of register I2 is
changed.
In addition, execute the SNZ1 instruction to clear the EXF1
flag to “0” after executing at least one instruction (refer to (2)
Also, set the NOP instruction for the case when a skip is
performed with the SNZ1 instruction (refer to (3) in Figure
Fig 29. External 1 interrupt program example-3
LA
4
; (
××0×2)
TV1A
; The SNZ1 instruction is valid ...... (1)
LA
8
; (1
×××2)
TI1A
; Control of INT1 pin input is changed
NOP
...................................................... (2)
SNZ0
; The SNZ1 instruction is executed
(EXF1 flag cleared)
NOP
...................................................... (3)
×: these bits are not used here.
LA
0
; (
×0××2)
TL1A
; INT1 key-on wakeup disabled .....(1)
DI
EPOF
POF
; RAM back-up
×: these bits are not used here.
LA
4
; (
××0×2)
TV1A
; The SNZ1 instruction is valid ......(1)
LA
12
; (1
×××2)
TI1A
; Interrupt valid waveform is changed
NOP
.......................................................(2)
SNZ0
; The SNZ1 instruction is executed
(EXF1 flag cleared)
NOP
.......................................................(3)
×: these bits are not used here.
相關(guān)PDF資料
PDF描述
M34584EDFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42
M35047-XXXSP 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDIP20
M35047-XXXFP 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20
M35048-001FP 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20
M35049-XXXFP 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34571G6-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34571GD 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34571GDFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34571GD-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M3458 功能描述:電纜固定件和配件 RLTCG 3/8 NPT BLACK NO NUT RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度: