參數(shù)資料
型號(hào): M34506M2-XXXFP
元件分類(lèi): 微控制器/微處理器
英文描述: 4-BIT, MROM, MICROCONTROLLER, PDSO20
封裝: 5.30 X 12.60 MM, 1.27 MM PITCH, PLASTIC, SOP-20
文件頁(yè)數(shù): 21/114頁(yè)
文件大小: 836K
代理商: M34506M2-XXXFP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
(9)
16.1 Outline of the Wait Controller ----------------------------------------------------------------------------------------- 16-2
16.2 Wait Controller Related Registers ----------------------------------------------------------------------------------- 16-4
16.2.1
CS Area Wait Control Registers ---------------------------------------------------------------------------- 16-4
16.3 Typical Operation of the Wait Controller --------------------------------------------------------------------------- 16-6
CHAPTER 17 RAM BACKUP MODE
17.1 Outline of RAM Backup Mode ---------------------------------------------------------------------------------------- 17-2
17.2 Example of RAM Backup when Power is Down ----------------------------------------------------------------------- 17-3
17.2.1
Normal Operating State --------------------------------------------------------------------------------------- 17-3
17.2.2
RAM Backup State --------------------------------------------------------------------------------------------- 17-4
17.3 Example of RAM Backup for Saving Power Consumption ---------------------------------------------------- 17-5
17.3.1
Normal Operating State --------------------------------------------------------------------------------------- 17-5
17.3.2
RAM Backup State --------------------------------------------------------------------------------------------- 17-6
17.3.3
Precautions to Be Observed at Power-On --------------------------------------------------------------- 17-7
17.4 Exiting RAM Backup Mode (Wakeup) ------------------------------------------------------------------------------ 17-8
CHAPTER 18 OSCILLATOR CIRCUIT
18.1 Oscillator Circuit ---------------------------------------------------------------------------------------------------------- 18-2
18.1.1
Example of an Oscillator Circuit ---------------------------------------------------------------------------- 18-2
18.1.2
XIN Oscillation Stoppage Detection Circuit -------------------------------------------------------------- 18-3
18.1.3
Oscillation Drive Capability Select Function ------------------------------------------------------------- 18-5
18.1.4
System Clock Output Function ------------------------------------------------------------------------------ 18-7
18.1.5
Oscillation Stabilization Time at Power-On -------------------------------------------------------------- 18-7
18.2 Clock Generator Circuit ------------------------------------------------------------------------------------------------ 18-8
CHAPTER 19 JTAG
19.1 Outline of JTAG ---------------------------------------------------------------------------------------------------------- 19-2
19.2 Configuration of the JTAG Circuit ------------------------------------------------------------------------------------ 19-3
19.3 JTAG Registers ---------------------------------------------------------------------------------------------------------- 19-4
19.3.1
Instruction Register (JTAGIR) ------------------------------------------------------------------------------- 19-4
19.3.2
Data Register ---------------------------------------------------------------------------------------------------- 19-5
19.4 Basic Operation of JTAG ---------------------------------------------------------------------------------------------- 19-6
19.4.1
Outline of JTAG Operation ----------------------------------------------------------------------------------- 19-6
19.4.2
IR Path Sequence ---------------------------------------------------------------------------------------------- 19-8
19.4.3
DR Path Sequence -------------------------------------------------------------------------------------------- 19-9
19.4.4
Inspecting and Setting Data Registers -------------------------------------------------------------------- 19-10
19.5 Boundary Scan Description Language ----------------------------------------------------------------------------- 19-11
19.6 Notes on Board Design when Connecting JTAG ---------------------------------------------------------------------- 19-12
19.7 Processing Pins when Not Using JTAG ---------------------------------------------------------------------------- 19-14
CHAPTER 20 POWER SUPPLY CIRCUIT
20.1 Configuration of the Power Supply Circuit ------------------------------------------------------------------------- 20-2
20.2 Power-On Sequence ---------------------------------------------------------------------------------------------------- 20-3
20.2.1
Power-On Sequence when Not Using RAM Backup -------------------------------------------------- 20-3
20.2.2
Power-On Sequence when Using RAM Backup -------------------------------------------------------- 20-4
20.3 Power-Off Sequence ---------------------------------------------------------------------------------------------------- 20-5
20.3.1
Power-Off Sequence when Not Using RAM Backup -------------------------------------------------- 20-5
20.3.2
Power-Off Sequence when Using RAM Backup ------------------------------------------------------- 20-6
相關(guān)PDF資料
PDF描述
M34507E4FP 4-BIT, OTPROM, MICROCONTROLLER, PDSO24
M34507M2-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO24
M34507M4-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO24
M34507M2-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO24
M34509G4FP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34506M4 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34506M4-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES
M34507E4FP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34507M2-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES
M34507M4-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER