
deveopmen
Serial I/O
Preliminary Specifications REV.B
Specifications in this manual are tentative and subject to change.
Mitsubishi microcomputers
M16C/80 (144-pin version) group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
132
Figure 1.16.12. Serial I/O-related registers (8)
Symbol
U2SMR3
Address
0335
16
When reset
000XXXXX
2
Bit name
Function
Bit symbol
W
R
b7
b6
b5
b4
b3
b2
b1
b0
Symbol
U3SMR3
U4SMR3
Address
0325
16
02F5
16
When reset
00000000
2
00000000
2
Bit name
Function
Bit symbol
W
R
b7
b6
b5
b4
b3
b2
b1
b0
SSE
SS port function enable bit
0: SS function disable
1: SS function enable
0: Without fault error
1: With fault error
CKPH
DINC
NODC
ERR
Clock phase set bit
Serial input port set bit
Clock output select bit
0: Select TxDi and RxDi
(master mode) (Note 5)
1: Select STxDi and SRxDi
(slave mode) (Note 6)
0: CLKi is CMOS output
1: CLKi is N-channel open drain
output
Fault error flag
(Note 3)
(Note 4)
0: Without clock delay
1: With clock delay
000:Without delay
001:2-cycle of 1/f(X
IN
)
010:3-cycle of 1/f(X
IN
)
011:4-cycle of 1/f(X
IN
)
100:5-cycle of 1/f(X
IN
)
101:6-cycle of 1/f(X
IN
)
110:7-cycle of 1/f(X
IN
)
111:8-cycle of 1/f(X
IN
)
SDA
2
(TxD
2
) digital
delay time set bit
(Note 1,2)
DL0
DL1
DL2
UART2 special mode register 3
Note 1: These bits are used for SDA
2
(TxD
2
) output digital delay when using UART2 for IIC interface.
Otherwise, must set to "000".
Note 2: When external clock is selected, delay is increased approx. 100ns.
UARTi special mode register 3 (i=3,4)
000 :Without delay
001 :2-cycle of 1/f(X
IN
)
010 :3-cycle of 1/f(X
IN
)
011 :4-cycle of 1/f(X
IN
)
100 :5-cycle of 1/f(X
IN
)
101 :6-cycle of 1/f(X
IN
)
110 :7-cycle of 1/f(X
IN
)
111 :8-cycle of 1/f(X
IN
)
SDAi(TxD
2
) digital
delay time set bit
(Note 1,2)
DL0
DL1
DL2
Note 1: These bits are used for SDA
2
(TxD
2
) output digital delay when using UART2 for I2
Otherwise, must set to "000".
Note 2: When external clock is selected, delay is increased approx. 100ns.
Note 3: Set SS function after setting CTS/RTS disable bit (bit 4 of UARTi transfer/receive control
register 0) to "1".
Note 4: Nothing but "0" may be written.
Note 5: Set CLKi and TxDi both for output using the CLKi and TxDi function select register A. Set the
RxDi function select register A for input/output port and the port direction register to "0".
Note 6: Set STxDi for output using the STxDi function select registers A and B. Set the CLKi and
SRxDi function select register A for input/output port and the port direction register to "0".
b7 b6 b5
b7 b6 b5
Nothing is assigned.
This bit can neither be set nor reset. When read, its content is indeterminate.