參數(shù)資料
型號: M306S0FA-XXXGP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 15.36 MHz, MICROCONTROLLER, PQFP64
封裝: PLASTIC, LQFP-64
文件頁數(shù): 26/207頁
文件大?。?/td> 1628K
代理商: M306S0FA-XXXGP
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁
Rev.5.00
Apr 24, 2009
page 121 of 200
REJ03B0014-0500
M16C/6S Group
Table 1.16.4. I2C Mode Functions
Special Mode
Function
I2C Mode (SMD2 to SMD0 = 010b, IICM = 1)
Clock Synchronous Serial I/O
Mode (SMD2 to SMD0 = 001b,
IICM = 0)
Factor of Interrupt Number
15, 17 and 19 (1, 6)
No acknowledgment
detection (NACK)
Rising edge of SCLi 9th bit
Factor of Interrupt Number
16, 18 and 20 (1, 6)
Start condition detection or stop condition detection
(See Table 1.16.5 STSPSEL Bit Functions)
UARTi Transmission
Output Delay
Functions of P6_3, P6_7
and P7_0 Pins
Noise Filter Width
Read RXDi and SCLi Pin
Levels
Factor of Interrupt Number
6, 7 and 10 (1, 5, 7)
Acknowledgment detection
(ACK)
Rising edge of SCLi 9th bit
Initial Value of TXDi and
SDAi Outputs
UARTi transmission
Transmission started or
completed (selected by UiIRS)
UARTi reception
When 8th bit received
CKPOL = 0 (rising edge)
CKPOL = 1 (falling edge)
Not delayed
TXDi output
RXDi input
CLKi input or output selected
15ns
Possible when the
corresponding port direction bit
= 0
CKPOL = 0 (H)
CKPOL = 1 (L)
Delayed
SDAi input/output
SCLi input/output
(Cannot be used in I2C mode)
Initial and End Values of
SCLi
H
200ns
Always possible no matter how the corresponding port direction bit is set
The value set in the port register before setting I2C mode (2)
Timing for Transferring
Data From the UART
Reception Shift Register to
the UiRB Register
IICM2 = 0
(NACK/ACK interrupt)
IICM2 = 1
(UART transmit/ receive interrupt)
CKPH = 1
(Clock delay)
CKPH = 1
(Clock delay)
UARTi transmission
Rising edge of
SCLi 9th bit
UARTi transmission
Falling edge of SCLi
next to the 9th bit
UARTi reception
Falling edge of SCLi 9th bit
CKPOL = 0 (rising edge)
CKPOL = 1 (falling edge)
Rising edge of SCLi 9th bit
Falling edge of
SCLi 9th bit
Falling and rising
edges of SCLi 9th
bit
Functions of P6_2, P6_6
and P7_1 Pins
Functions of P6_1, P6_5
and P7_2 Pins
i = 0 to 2
NOTES :
1. If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may
inadvertently be set to “1” (interrupt requested). (Refer to Changing the Interrupt Generate Factor.)
If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to
clear the IR bit to “0” (interrupt not requested) after changing those bits.
SMD2 to SMD0 bits in the UiMR register, IICM bit in the UiSMR register, IICM2 bit in the UiSMR2 register, CKPH bit in the
UiSMR3 register
2. Set the initial value of SDAi output while the SMD2 to SMD0 bits in the UiMR register = 000b (serial I/O disabled).
3. Second data transfer to UiRB register (Rising edge of SCLi 9th bit)
4. First data transfer to UiRB register (Falling edge of SCLi 9th bit)
5. See Figure 1.16.4 STSPSEL Bit Functions.
6. See Figure 1.16.2 Transfer to UiRB Register and Interrupt Timing.
7. When using UART0, be sure to set the IFSR26 bit in the IFSR2A register to “1” (factor of interrupt: UART0 bus collision).
When using UART1, be sure to set the IFSR27 bit to “1” (factor of interrupt: UART1 bus collision).
DMA1 Factor (6)
UARTi reception
Acknowledgment detection
(ACK)
UARTi reception
Falling edge of SCLi 9th bit
Store Received Data
1st to 8th bits of the received
data are stored into bits 7 to 0
in the UiRB register
1st to 8th bits of the received
data are stored into bits 7 to 0
in the UiRB register
1st to 7th bits of the received data are
stored into bits 6 to 0 in the UiRB
register. 8th bit is stored into bit 8 in the
UiRB register.
L
Bits 6 to 0 in the UiRB
register (4) are read as
bits 7 to 1. Bit 8 in the
UiRB register is read as
bit 0.
Read Received Data
The UiRB register status is read
CKPH = 0
(No clock delay)
CKPH = 0
(No clock delay)
H
L
1st to 8th bits are stored
into bits 7 to 0 in the
UiRB register (3)
相關PDF資料
PDF描述
M306S0FA-XXXGP 16-BIT, FLASH, 15.36 MHz, MICROCONTROLLER, PQFP64
M306V7FJAFP 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100
M306V7MJ-XXXFP 16-BIT, MROM, 16.1 MHz, MICROCONTROLLER, PQFP100
M306V7MG-XXXFP 16-BIT, MROM, 16.1 MHz, MICROCONTROLLER, PQFP100
M306V7FJFP 16-BIT, FLASH, 16.1 MHz, MICROCONTROLLER, PQFP100
相關代理商/技術參數(shù)
參數(shù)描述
M306S0FA-XXXGP-U5 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M306S0T-PRB 功能描述:DEV POD PROBE FOR THE M16C/6S RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標準包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關產(chǎn)品:1-Wire? 設備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF)
M306V0EEFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M306V0EEFS 功能描述:EMULATION PROBE FOR M16C/6N [FOR RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 配件 系列:- 標準包裝:1 系列:- 附件類型:適配器板 適用于相關產(chǎn)品:RCB230,RCB231,RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE
M306V0ME 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER