- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45023 > M306S0FA-XXXGP 16-BIT, FLASH, 15.36 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | M306S0FA-XXXGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 15.36 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 107/207頁 |
| 文件大?。?/td> | 1628K |
| 代理商： | M306S0FA-XXXGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當(dāng)前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁
Rev.5.00
Apr 24, 2009
page 195 of 200
REJ03B0014-0500
M16C/6S Group
Usage Notes
Serial I/O
Clock-Synchronous Serial I/O
Transmission/reception
With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to
“L” when the data-receivable status becomes ready, which informs the transmission side that the recep-
tion has become ready. The output level of the RTSi pin goes to “H” when reception starts. So if the RTSi
pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data
with consistent timing. With the internal clock, the RTS function has no effect.
Transmission
When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register
is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the
transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to 1
(transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer
clock), the external clock is in the low state.
The TE bit in UiC1 register is set to 1 (transmission enabled)
The TI bit in UiC1 register is set to 0 (data present in UiTB register)
If CTS function is selected, input on the CTSi pin is set to “L”
Reception
In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings
for transmission even when using the device only for reception. Dummy data is output to the outside from
the TxDi pin when receiving data.
When an internal clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 (transmission
enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When
an external clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 and write dummy data to
the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive
register while the RE bit in the UiC1 register (i = 0 to 2) is set to 1 (data present in the UiRB register), an
overrun error occurs and the UiRB register OER bit is set to 1 (overrun error occurred). In this case,
because the content of the UiRB register is undefined, a corrective measure must be taken by programs
on the transmit and receive sides so that the valid data before the overrun error occurred will be retrans-
mitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time
reception is made.
When an external clock is selected, make sure the external clock is in high state if the CKPOL bit is set to
0, and in low state if the CKPOL bit is set to 1 before the following conditions are met:
The RE bit in the UiC1 register is set to 1 (reception enabled)
The TE bit in the UiC1 register is set to 1 (transmission enabled)
The TI bit in the UiC1 register= 0 (data present in the UiTB register)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M306S0FA-XXXGP | 16-BIT, FLASH, 15.36 MHz, MICROCONTROLLER, PQFP64 |
| M306V7FJAFP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| M306V7MJ-XXXFP | 16-BIT, MROM, 16.1 MHz, MICROCONTROLLER, PQFP100 |
| M306V7MG-XXXFP | 16-BIT, MROM, 16.1 MHz, MICROCONTROLLER, PQFP100 |
| M306V7FJFP | 16-BIT, FLASH, 16.1 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M306S0FA-XXXGP-U5 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M306S0T-PRB | 功能描述:DEV POD PROBE FOR THE M16C/6S RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M306V0EEFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M306V0EEFS | 功能描述:EMULATION PROBE FOR M16C/6N [FOR RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:適配器板 適用于相關(guān)產(chǎn)品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M306V0ME | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。