- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180125 > M29W800FB9N3F (NUMONYX) 512K X 16 FLASH 3V PROM, 90 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | M29W800FB9N3F |
| 廠商： | NUMONYX |
| 元件分類： | PROM |
| 英文描述： | 512K X 16 FLASH 3V PROM, 90 ns, PDSO48 |
| 封裝： | 12 X 20 MM, ROHS COMPLIANT, PLASTIC, TSOP-48 |
| 文件頁數(shù)： | 2/49頁 |
| 文件大?。?/td> | 936K |
| 代理商： | M29W800FB9N3F |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
Signal descriptions
M29W800FT, M29W800FB
2
Signal descriptions
See Figure 1: Logic diagram and Table 1: Signal names for a brief overview of the signals
connected to this device.
2.1
Address inputs (A0-A18)
The address inputs select the cells in the memory array to access during bus read
operations. During bus write operations they control the commands sent to the command
interface of the internal state machine.
2.2
Data inputs/outputs (DQ0-DQ7)
The data inputs/outputs output the data stored at the selected address during a bus read
operation. During bus write operations they represent the commands sent to the command
interface of the internal state machine.
2.3
Data inputs/outputs (DQ8-DQ14)
The data inputs/outputs output the data stored at the selected address during a bus read
operation when BYTE is High, VIH. When BYTE is Low, VIL, these pins are not used and are
high impedance. During bus write operations the command register does not use these bits.
When reading the status register these bits should be ignored.
2.4
Data input/output or address input (DQ15A-1)
When BYTE is High, VIH, this pin behaves as a data input/output pin (as DQ8-DQ14). When
BYTE is Low, VIL, this pin behaves as an address pin; DQ15A–1 Low will select the LSB of
the word on the other addresses, DQ15A–1 High will select the MSB. Throughout the text
consider references to the data input/output to include this pin when BYTE is High and
references to the address inputs to include this pin when BYTE is Low except when stated
explicitly otherwise.
2.5
Chip Enable (E)
The Chip Enable, E, activates the memory, allowing bus read and bus write operations to be
performed. When Chip Enable is High, VIH, all other pins are ignored.
2.6
Output Enable (G)
The Output Enable, G, controls the bus read operation of the memory.
相關PDF資料 |
PDF描述 |
|---|---|
| M2CT-90A1-24ER | PUSHBUTTON SWITCH, DPST, MOMENTARY, PANEL MOUNT-THREADED |
| M2S56D30AKT-75 | 32M X 8 DDR DRAM, 0.75 ns, PDSO64 |
| M2V56S30ATP-6 | 32M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| M30-6000206 | 2 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| M30-6000406 | 4 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M29W800FT70D11 | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Gel-pak, waffle pack, wafer, diced wafer on film |
| M29W800FT70N3E | 制造商:Micron Technology Inc 功能描述:IC FLASH 8MBIT 70NS 48TSOP |
| M29W800FT70N3F | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE - Tape and Reel |
| M29W800FT70N3F TR | 制造商:Micron Technology Inc 功能描述:IC FLASH 8MBIT 70NS 48TSOP |
| M29W800FT70ZA3SE | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE - Trays 制造商:Micron Technology Inc 功能描述:IC FLASH 8MBIT 70NS 48TFBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。