參數(shù)資料
型號(hào): M16C30P
廠商: Renesas Technology Corp.
英文描述: SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
中文描述: 單片16位CMOS微機(jī)
文件頁(yè)數(shù): 15/57頁(yè)
文件大小: 583K
代理商: M16C30P
M16C/30P Group
2. Central Processing Unit (CPU)
Rev.1.22
REJ03B0088-0122
Mar 30, 2007
Page 15 of 53
2.2
Address Registers (A0 and A1)
The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative
addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0.
In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).
2.3
Frame Base Register (FB)
FB is configured with 16 bits, and is used for FB relative addressing.
2.4
Interrupt Table Register (INTB)
INTB is configured with 20 bits, indicating the start address of an interrupt vector table.
2.5
Program Counter (PC)
PC is configured with 20 bits, indicating the address of an instruction to be executed.
2.6
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.
2.7
Static Base Register (SB)
SB is configured with 16 bits, and is used for SB relative addressing.
2.8
Flag Register (FLG)
FLG consists of 11 bits, indicating the CPU status.
2.8.1
Carry Flag (C Flag)
This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
2.8.2
Debug Flag (D Flag)
The D flag is used exclusively for debugging purpose. During normal use, it must be set to “0”.
2.8.3
Zero Flag (Z Flag)
This flag is set to “1” when an arithmetic operation resulted in 0; otherwise, it is “0”.
2.8.4
Sign Flag (S Flag)
This flag is set to “1” when an arithmetic operation resulted in a negative value; otherwise, it is “0”.
2.8.5
Register Bank Select Flag (B Flag)
Register bank 0 is selected when this flag is “0” ; register bank 1 is selected when this flag is “1”.
2.8.6
Overflow Flag (O Flag)
This flag is set to “1” when the operation resulted in an overflow; otherwise, it is “0”.
2.8.7
Interrupt Enable Flag (I Flag)
This flag enables a maskable interrupt.
Maskable interrupts are disabled when the I flag is “0”, and are enabled when the I flag is “1”. The I flag
is cleared to “0” when the interrupt request is accepted.
相關(guān)PDF資料
PDF描述
M2201 2-Wires 1 Kbit x8 Serial EEPROM
M22100 4 X 4 CROSSPOINT SWITCH WITH CONTROL MEMORY
M22102F1 5015 RR 4#12 SKT PLUG
M22102 WITH CONTROL MEMORY 4 X 4 X 2 CROSSPOINT SWITCHES
M22102B1 WITH CONTROL MEMORY 4 X 4 X 2 CROSSPOINT SWITCHES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M16C30P_07 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/30 SERIES
M16C57 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
M16C5LD 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
M16C5M 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
M16C62 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES