- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180046 > LUPXA255A0C300 (INTEL CORP) 32-BIT, 300 MHz, MICROPROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | LUPXA255A0C300 |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 300 MHz, MICROPROCESSOR, PBGA256 |
| 封裝： | 17 X 17 MM, 1.75 MM HEIGHT, LEAD FREE, PLASTIC, BGA-256 |
| 文件頁數(shù)： | 26/46頁 |
| 文件大?。?/td> | 1302K |
| 代理商： | LUPXA255A0C300 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Electrical Specifications
32
Intel PXA255 Processor Electrical, Mechanical, and Thermal Specification
4.7.2
Hardware Reset Timing
The timing sequences shown in hardware reset timing for hardware reset assumes stable power
supplies at the assertion of nRESET. If the power supplies are unstable, follow the timings
indicated in Section 4.7.1, “Power-On Timing” on page 30.
4.7.3
Watchdog Reset Timing
Watchdog reset is an internally generated reset and therefore has no external pin dependencies. The
nRESET_OUT pin is the only indicator of watchdog reset, and it stays asserted for tDHW_OUT.
4.7.4
GPIO Reset Timing
GPIO reset is generated externally, and the source is reconfigured as a standard GPIO as soon as
the reset propagates internally. The clocks module is not reset by GPIO reset, so the timing varies
based on the frequency of clock selected, and if the clocks and power manager is in the frequency
change sequence when GPIO reset is asserted (see Section 4.6.1, “32.768-kHz Oscillator
Specifications” on page 28.) Figure 5, “GPIO Reset Timing” on page 33 shows the possible timing
of GPIO reset.
Figure 4. Hardware Reset Timing
Table 16. Hardware Reset Timing Specifications
Symbol
Description
Min
Typical
Max
Units
tDHW_NRESET
Minimum assertion time of nRESET
0.001
ms
tDHW_OUT_A
Delay between nRESET asserted and
nRESET_OUT asserted
0
0.001
ms
tDHW_OUT
Delay between nRESET de-asserted and
nRESET_OUT de-asserted
18.1
18.2
ms
tDHW_NCS0
Delay between nReset_Out de-asserted
and nCS0 asserted
400
—
420
ns
nRESET
nRESET_OUT
t
DHW_NRESET
t
DHW_OUT
Note: nBATT_FAULT and nVDD_FAULT must be high before nRESET is deasserted
or the Cotulla will enter Sleep Mode
t
DHW_OUT_A
Note: nBATT_FAULT and nVDD_FAULT must be high before nRESET is
de-asserted or the PXA255 processor enters sleep mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LV100 | Voltage Transducer LV 100 |
| LV200-AW | Voltage Transducer LV 200-AW/2 |
| LV25-1000 | Voltage Transducer LV 25-1000 |
| LV310N0010 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 2.45mm, PANEL MOUNT |
| LVP-50-ZA-5-SR7 | POSITION, LINEAR SENSOR-DC, 50-50mm, 4-20mA, CYLINDRICAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LUPXA255A0C400 | 功能描述:IC MICRO PROCESSOR 400MHZ 256BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| LUPXA255A0E300 | 功能描述:IC MICRO PROCESSOR 300MHZ 256BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| LUPXA255A0E400 | 功能描述:IC MICRO PROCESSOR 400MHZ 256BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| LUR 110A | 制造商:Crouzet 功能描述:Relay;E-Mech;Control;SPDT;Cur-Rtg 10A;Ctrl-V 110AC;Vol-Rtg 250AC;Plug-in;11 Pin |
| LUR01D | 制造商:SUNLED 制造商全稱:SunLED Corporation 功能描述:10mm SOLID STATE LAMP |
發(fā)布緊急采購，3分鐘左右您將得到回復。