
LTC6603
5
6603fa
ELECTRICAL CHARACTERISTICS The l denotes the specications which apply over the full operating
temperature range, otherwise specications are at TA = 25°C. V+A = V+D = V+IN = 3V, VICM = VOCM = 1.5V, Gain = 0dB, lowpass cutoff =
2.5MHz, internal clocking with RBIAS = 30.9k unless otherwise noted.
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
CLKIO Pin Low Level
Output Voltage
V+A = V+D = 3V, CLKCNTL = 3V
IOL = 1mA
IOL = 4mA
0.05
0.1
V
CLKIO Pin Rise Time
V+A = V+D = CLKCNTL = 3V, CLOAD = 5pF
0.3
ns
CLKIO Pin Fall Time
V+A = V+D = CLKCNTL = 3V, CLOAD = 5pF
0.3
ns
SER High Level
Input Voltage
Pin 17
l
V+D – 0.3
V
SER Low Level
Input Voltage
Pin 17
l
0.3
V
SER Input Current
Pin 17 = 0V (Note 6)
Pin 17 = V+D
l
–10
2
μA
CLKCNTL High Level
Input Voltage
Pin 5
l
V+D – 0.5
V
CLKCNTL Low Level
Input Voltage
Pin 5
0.5
V
CLKCNTL Input
Current
CLKCNTL = 0V (Note 6)
CLKCNTL = V+D
l
–25
–15
15
25
μA
Pin Programmable Control Mode Specications. Specications apply to Pins 6, 9, 21 and 22 in pin programmable control mode.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V+D = 2.7V to 3.6V
VIH
Digital Input High Voltage
Pins 6, 9, 21, 22
l
2V
VIL
Digital Input Low Voltage
Pins 6, 9, 21, 22
l
0.8
V
IIN
Digital Input Current
Pins 6, 9, 21, 22 (Note 6)
l
–1
1
μA
Serial Port DC and Timing Specications. Specications apply to Pins 6, 9-11, and 21 in serial programming mode.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V+D = 2.7V to 3.6V
VIH
Digital Input High Voltage
Pins 6, 9, 10
l
2V
VIL
Digital Input Low Voltage
Pins 6, 9, 10
l
0.8
V
IIN
Digital Input Current
Pins 6, 9, 10 (Note 6)
l
–1
1
μA
VOH
Digital Output High Voltage
Pins 11, 21 Sourcing 500μA
l VSUPPLY – 0.3
V
VOL
Digital Output Low Voltage
Pins 11, 21 Sinking 500μA
l
0.3
V
t1 (Note 5)
SDI Valid to SCLK Setup
l
60
ns
t2 (Note 5)
SDI Valid to SCLK Hold
l
0ns
t3
SCLK Low
l
100
ns
t4
SCLK High
l
100
ns
t5
CS Pulse Width
l
60
ns
t6 (Note 5)
LSB SCLK to CS
l
60
ns
t7 (Note 5)
CS Low to SCLK
l
30
ns
t8
SDO Output Delay
CL = 15pF
l
125
ns
t9 (Note 5)
SCLK Low to CS Low
l
0ns