- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44996 > LTC4110EUHF (LINEAR TECHNOLOGY CORP) 1-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC38 PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC4110EUHF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC38 |
| 封裝： | 5 X 7 MM, 0.75 MM HEIGHT, PLASTIC, MO-220WHKD, QFN-38 |
| 文件頁數(shù)： | 51/52頁 |
| 文件大?。?/td> | 450K |
| 代理商： | LTC4110EUHF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁
LTC4110
8
4110fb
PIN FUNCTIONS
DCIN (Pin 1): External DC Power Sense Input. Provides a
control input and supply for the main supply ideal diode
function.
CLN (Pin 2): Current Limit Sense Negative Input. See
CLP pin.
CLP (Pin 3): Current Limit Sense Positive Input. This pin
and the CLN pin form a differential input that senses volt-
age on an external resistor for reverse current entering the
power source while in low loss calibration mode. Should
the current approach reversal, this function will terminate
calibration. An RC lter may be required to lter out system
load noise. Connect both CLP and CLN pins to GND to
disable this function. A differential voltage of >1V between
the CLP and CLN pins may damage the device.
ACPDLY (Pin 4): ACPb Delay Control Pin. A capacitor
connected from ACPDLY to GND and a resistor from
VREF to GND programs delay in the ACPb pin high-to-low
transition. Open if minimum delay is desired.
DCDIV (Pin 5): AC Present Detection Input. Backup
operation is invoked when the system power voltage,
divided by an external resistor divider, falls below the
threshold of this pin.
SHDN (Pin 6): Active High Shutdown/Reset Control Logic
Input. Forces micropower shutdown mode if high when
DCIN supply is removed. Forces all registers to reset if high
when DCIN supply is present. Normally tied to ground.
Internal pin pull-up current.
SDA (Pin 7): SMBus Bidirectional Data Signal. Connect
to VDD when not in use.
SCL (Pin 8): SMBus Clock Signal Input From SMBus Host.
Connect to VDD when not in use.
GPIO1 (Pin 9): General Purpose I/O or Charge Status Pin. A
logic-level I/O bit port that is congurable as a host-driven
input/outputportorasabatterychargestatusoutput(CHGb)
with an open-drain N-MOSFET that is asserted low when any
smart battery or Li-Ion battery is in any phase of charging
or when lead acid battery charge current is >C/x where:
x
C
ICHG
=
5
(See C/x Charge Termination section for more details).
If the No SMBus option is selected with the SELA pin,
the GPIO1 pin defaults as battery charge status. Refer
to Table 5a.
GPIO2 (Pin 10): General Purpose I/O Pin. A logic-level I/O bit
port that is congurable as a host-driven input/output port
or as a battery undervoltage status output (BKUP_FLTb)
with an open-drain N-MOSFET that is asserted low only
while in backup mode if the battery’s average cell voltage
drops below voltage programmed by the VDIS pin. If the
No SMBus option is selected with the SELA pin, then the
GPIO2 pin defaults as battery undervoltage status. Refer
to Table 5c.
GPIO3 (Pin 11): General Purpose I/O Pin. A logic-level I/O
bit port that is congurable as a host-driven input/output
port or as a calibration complete status output (CAL_COM-
PLETEb) with an open-drain N-MOSFET that is asserted
low when calibration has been completed. If the SELA pin
is programmed for no SMBus use then the status output
is charge fault (CHGFLTb) instead of calibration complete.
Refer to Table 5e.
SELA (Pin 12): SMBus Address Selection Input. Selects
the LTC4110 SMBus address to facilitate redundant backup
systems when standard batteries are used. Connect to
GND for 12h, VDD for 28h and the VREF pin for 20h. When
a smart battery is selected by the TYPE pin, the SELA pin
must be connected to GND to select address 12h. If the
SMBus is not used or to force all GPIOs to status mode
upon power-up, connect pin to a typically 0.5 VREF volt-
age from VREF pin resistor divider. The SMBus address,
if used, will be 12h.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4151CS-2#TRPBF | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16 |
| LTC4151HMS#TRPBF | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10 |
| LTC4151HDD#TRPBF | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10 |
| LTC4151HDD#PBF | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10 |
| LTC4155EUFD#PBF | POWER SUPPLY SUPPORT CKT, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4110EUHF#PBF | 功能描述:IC BATTERY BACKUP MANAGER 38-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 其它有關(guān)文件:STC3100 View All Specifications 特色產(chǎn)品:STC3100 - Battery Monitor IC 標(biāo)準(zhǔn)包裝:4,000 系列:- 功能:燃料，電量檢測計(jì)/監(jiān)控器 電池化學(xué):鋰離子（Li-Ion） 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-MiniSO 包裝:帶卷 (TR) 其它名稱:497-10526-2 |
| LTC4110EUHF#PBF | 制造商:Linear Technology 功能描述:Battery Management IC |
| LTC4110EUHF#TRPBF | 功能描述:IC BATTERY BACKUP MANAGER 38-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 功能:電池監(jiān)控器 電池化學(xué):堿性，鋰離子，鎳鎘，鎳金屬氫化物 電源電壓:1 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-6 包裝:帶卷 (TR) |
| LTC4110EUHF-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Battery Backup System Manager |
| LTC4110EUHF-TR | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Battery Backup System Manager |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。