參數(shù)資料
型號： LTC2351CUH-14
廠商： LINEAR TECHNOLOGY CORP
元件分類： ADC
英文描述： Channel, 14-Bit, 1.5Msps Simultaneous Sampling ADC with Shutdown
中文描述： 6-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC32
封裝： 5 X 5 MM, PLASTIC, MO-220WHHD, QFN-32
文件頁數(shù)： 4/20頁
文件大?。?/td> 279K
代理商： LTC2351CUH-14
4
LTC2351-14
235114f
The
●
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25
°
C. V
DD
= 3V.
SYMBOL
PARAMETER
f
SAMPLE(MAX)
Maximum Sampling Frequency per Channel
(Conversion Rate)
t
THROUGHPUT
Minimum Sampling Period (Conversion + Acquisiton Period)
t
SCK
Clock Period
t
CONV
Conversion Time
t
1
Minimum High or Low SCLK Pulse Width
t
2
CONV to SCK
Setup Time
t
3
SCK
Before CONV
t
4
Minimum High or Low CONV Pulse Width
t
5
SCK
↑
to Sample Mode
t
6
CONV
↑
to Hold Mode
t
7
96th SCK
↑
to CONV
↑
Interval (Affects Acquisition Period)
t
8
Minimum Delay from SCK
to Valid Bits 0 Through 11
t
9
SCK
↑
to Hi-Z at SDO
t
10
Previous SDO Bit Remains Valid After SCK
t
11
V
REF
Settling Time After Sleep-to-Wake Transition
TI I G CHARACTERISTICS
U
W
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliabilty and lifetime.
Note 2:
All voltage values are with respect to ground GND.
Note 3:
When these pins are taken below GND or above V
DD
, they will be
clamped by internal diodes. This product can handle input currents greater
than 100mA below GND or greater than V
DD
without latchup.
Note 4:
Offset and range specifications apply for a single-ended CH0
+
–
CH5
+
input with CH0
–
– CH5
–
grounded and using the internal 2.5V
reference.
Note 5:
Integral linearity is tested with an external 2.55V reference and is
defined as the deviation of a code from the straight line passing through
the actual endpoints of a transfer curve. The deviation is measured from
the center of quantization band. Linearity is tested for CH0 only.
Note 6:
Guaranteed by design, not subject to test.
Note 7:
Recommended operating conditions.
Note 8:
The analog input range is defined for the voltage difference
between CHx
+
and CHx
–
, x = 0–5.
Note 9:
The absolute voltage at CHx
+
and CHx
–
must be within this range.
Note 10:
If less than 3ns is allowed, the output data will appear one clock
cycle later. It is best for CONV to rise half a clock before SCK, when
running the clock at rated speed.
Note 11:
Not the same as aperture delay. Aperture delay (1ns) is the
difference between the 2.2ns delay through the sample-and-hold and the
1.2ns CONV to Hold mode delay.
Note 12:
The rising edge of SCK is guaranteed to catch the data coming
out into a storage latch.
Note 13:
The time period for acquiring the input signal is started by the
96th rising clock and it is ended by the rising edge of CONV.
Note 14:
The internal reference settles in 2ms after it wakes up from Sleep
mode with one or more cycles at SCK and a 10
μ
F capacitive load.
Note 15:
The full power bandwidth is the frequency where the output code
swing drops by 3dB with a 2.5V
P-P
input sine wave.
Note 16:
Maximum clock period guarantees analog performance during
conversion. Output data can be read with an arbitrarily long clock period.
Note 17:
The conversion process takes 16 clocks for each channel that is
enabled, up to 96 clocks for all 6 channels.
The
●
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25
°
C. V
DD
= V
CC
= 3V.
SYMBOL
PARAMETER
V
DD
, V
CC
Supply Voltage
I
DD
+ I
CC
Supply Current
POWER REQUIRE E TS
CONDITIONS
MIN
250
TYP
MAX
UNITS
kHz
●
●
4
μ
s
ns
(Note 16)
(Notes 6, 17)
(Note 6)
(Notes 6, 10)
(Note 6)
(Note 6)
(Note 6)
(Notes 6, 11)
(Notes 6, 7, 13)
(Notes 6, 12)
(Notes 6, 12)
(Notes 6, 12)
(Notes 6, 14)
●
40
96
2
3
0
4
4
1.2
45
10000
SCLK cycles
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
10000
8
6
2
2
CONDITIONS
MIN
2.7
TYP
3.0
5.5
1.5
4.0
16.5
MAX
3.6
8
2
15
UNITS
V
Active Mode, f
SAMPLE
= 1.5Msps
Nap Mode
Sleep Mode
Active Mode with SCK, f
SAMPLE
= 1.5Msps
●
●
mA
mA
μ
A
mW
PD
Power Dissipation
相關(guān)PDF資料
PDF描述
LTC2351-14 Channel, 14-Bit, 1.5Msps Simultaneous Sampling ADC with Shutdown
LTC2351IUH-14 Channel, 14-Bit, 1.5Msps Simultaneous Sampling ADC with Shutdown
LTC2421 1-/2-Channel 20-Bit UPower No Latency ADCs in MSOP-10
LTC2422 1-/2-Channel 20-Bit UPower No Latency ADCs in MSOP-10
LTUX 1-/2-Channel 20-Bit UPower No Latency ADCs in MSOP-10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2351CUH-14#PBF 功能描述:IC ADC 14BIT 1.5MSPS 32-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
LTC2351CUH-14#TRPBF 功能描述:IC ADC 14BIT 1.5MSPS 32-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
LTC2351HUH-12#PBF 功能描述:IC ADC 12BIT 1.5MSPS 32-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
LTC2351HUH-12#TRPBF 功能描述:IC ADC 12BIT 1.5MSPS 32-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
LTC2351HUH-14#PBF 功能描述:IC ADC 14BIT 1.5MSPS 32-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*