- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3796 > LPC1226FBD64/301,1 (NXP Semiconductors)MCU 32BIT 96K FLASH 8K 64-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC1226FBD64/301,1 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 18/61頁 |
| 文件大?。?/td> | 0K |
| 描述： | MCU 32BIT 96K FLASH 8K 64-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | LPC1200 Series for Industrial Control |
| 特色產(chǎn)品： | LPC122x Cortex-M0 Microcontrollers |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | LPC1200 |
| 核心處理器： | ARM? Cortex?-M0 |
| 芯體尺寸： | 32-位 |
| 速度： | 45MHz |
| 連通性： | I²C，IrDA，Microwire，SPI，SSI，SSP，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，DMA，POR，WDT |
| 輸入/輸出數(shù)： | 55 |
| 程序存儲(chǔ)器容量： | 96KB（96K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 64-LQFP |
| 包裝： | 托盤 |
| 其它名稱： | 568-5162 LPC1226FBD64/301 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
LPC122X
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 26 August 2011
25 of 61
NXP Semiconductors
LPC122x
32-bit ARM Cortex-M0 microcontroller
The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be
boosted to a higher frequency, up to the maximum CPU operating frequency, by the
system PLL. The ARM processor clock frequency is referred to as CCLK elsewhere in this
document.
7.18.1.3
Watchdog oscillator
The watchdog oscillator can be used as a clock source that directly drives the CPU, the
watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is
programmable between 7.8 kHz and 1.7 MHz. The frequency spread over processing and
temperature is
40 %.
7.18.2 System PLL
The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input
frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO).
The multiplier can be an integer value from 1 to 32. The CCO operates in the range of
156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within
its frequency range while the PLL is providing the desired output frequency. The output
divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. The PLL output
frequency must be lower than 100 MHz. Since the minimum output divider value is 2, it is
insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed
following a chip reset and may be enabled by software. The program must configure and
activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source.
The PLL settling time is 100
s.
7.18.3 Clock output
The LPC122x features a clock output function that routes the IRC oscillator, the system
oscillator, the watchdog oscillator, or the main clock to an output pin.
7.18.4 Wake-up process
The LPC122x begin operation at power-up and when awakened from Deep power-down
mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation
to resume quickly. If the main oscillator or the PLL is needed by the application, software
will need to enable these features and wait for them to stabilize before they are used as a
clock source.
7.18.5 Power control
The LPC122x support a variety of power control features. There are three special modes
of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down
mode. The CPU clock rate may also be controlled as needed by changing clock sources,
reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a
trade-off of power versus processing speed based on application requirements. In
addition, a register is provided for shutting down the clocks to individual on-chip
peripherals, allowing fine tuning of power consumption by eliminating all dynamic power
use in any peripherals that are not required for the application. Selected peripherals have
their own clock divider which provides even better power control.
7.18.5.1
Sleep mode
When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep
mode does not need any special sequence but re-enabling the clock to the ARM core.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P87LPC767BD,512 | IC 80C51 MCU 4K OTP 20-SOIC |
| LPC11U14FHN33/201, | IC MCU 32BIT 32K 33HVQFN |
| C8051F505-IQ | IC 8051 MCU 32K FLASH 48-QFP |
| EFM32TG108F32 | MCU 32BIT 32KB FLASH 24-QFN |
| P87C52X2FN,112 | IC 80C51 MCU 256 RAM 40DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC1227 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:32-bit ARM Cortex-M0 microcontroller; up to 128 kB flash and 8 kB SRAM |
| LPC1227FBD48 | 制造商:NXP 功能描述:M0 Core MCU |
| LPC1227FBD48/301 | 制造商:NXP Semiconductors 功能描述:MCU 128K FLASH CORTEX-M0 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 128K FLASH, CORTEX-M0, 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 128K FLASH, CORTEX-M0, 48LQFP; Controller Family/Series:LPC1200; Core Size:32bit; No. of I/O's:39; Supply Voltage Min:3V; Supply Voltage Max:3.6V; Digital IC Case Style:LQFP; No. of Pins:48; Program Memory Size:128KB; RAM Memory;RoHS Compliant: Yes |
| LPC1227FBD48/301,1 | 功能描述:ARM微控制器 - MCU CORTEX M0 128K FL 8K DMA CRC ADC COMPARTR RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC1227FBD48/301,151 | 制造商:NXP Semiconductors 功能描述:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。