
Pin Description
DATA(1)
This is the serial data input for communica-
tions sent by a controller. The data rate has a
maximum
frequency
LMC1992 requires 11 bits of data to control
or change a function: the first two bits, a 1
and 0, select the LMC1992, the next three
bits select a function, and the final six bits set
the function to a desired value. The data
must be valid on the rising edge of the
CLOCK input signal.
of
500
kHz.
The
CLOCK(2)
The CLOCK input accepts a TTL or CMOS
level clocking signal. The input is used to
clock the DATA input signal and determines
when a data bit is valid.
ENABLE(3)
This input accepts a logic low signal when a
controller is addressing the LMC1992. When
ENABLE is active, the LMC1992 responds to
input signals present on the DATA and
CLOCK inputs.
INPUT 1–4
(4–7, 23–26) on the LMC1992. These pins should be dc-bi-
ased to mid-supply.
Four two-channel analog inputs are available
SELECT OUT The selected INPUT signal is available at this
(8, 22)
output. This feature allows the use of external
signal processing such as noise reduction or
graphic equalizers. This output can typically
sink 1 mA.
SELECT IN
(9, 21)
This is the input that an external signal proc-
essor uses to return a signal to the LMC1992.
TONE IN
(10, 20)
This is the input to the tone control amplifier.
See the Application Information section titled
‘‘Tone Control Response’’.
TONE OUT
(11, 19)
Tone control amplifier output. See the Appli-
cation Information section titled ‘‘Tone Con-
trol Response’’.
OP AMP OUT This output is used externally with the tone
(12, 18)
control capacitors. Internally, this output is
applied to the volume attenuators.
REAR OUT
(13, 17)
This pin’s output signal is intended for the
rear amplifiers in a four speaker stereo sys-
tem. The output can typically sink 350
m
A.
FRONT OUT This pin’s output signal is intended for the
(14, 16)
front amplifiers in a four speaker stereo sys-
tem. The output can typically sink 350
m
A.
GROUND
(15)
This is the system ground connection.
V
a
(28)
This is the power supply connection. The
LMC1992 is operational with supply voltages
from 6V to 12V. It is recommended that this
pin is bypassed with 0.1
m
F capacitor.
BYPASS (27) A 10
m
F capacitor is connected between this
pin and ground.
General Information
The LMC1992 is a CMOS/bipolar high quality building block
intended for high fidelity audio signal processing. It is de-
signed for line level input signals (300 mV
b
2V) and has a
maximum gain of
b
1 dB. While the LMC1992 is manufac-
tured with CMOS processing, NPN transistors are used to
build low noise op amps. The combination of CMOS
switches, bipolar op amps, and SiCr resistors make it possi-
ble to achieve an order of magnitude quality improvement
over other bipolar circuits that use analog multipliers to ac-
complish gain adjustment.
The LMC1992 has internal decoding logic that allows a
computer (
m
P) to communicate directly to the audio control
circuitry through a standard MICROWIRE interface. This
three-wire interface consists of a DATA input line, a CLOCK
input line, and an ENABLE line. When the ENABLE line is
low, data can be serially shifted from the controller to the
LMC1992. As the ENABLE line goes through the low-to-
high transition, any additional data is ignored. Data present
in the internal shift register is latched and the instruction is
executed.
Figure 1 shows the connection diagram of a typical
LMC1992 application.
TL/H/10789–18
FIGURE 1. Typical Connection Diagram
6