參數(shù)資料
型號(hào)： LM9823CCWM
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類： 模擬信號(hào)調(diào)理
英文描述： LM9823 3 Channel 48-Bit Color Scanner Analog Front End
中文描述： SPECIALTY ANALOG CIRCUIT, PDSO28
封裝： 0.300 INCH, PLASTIC, SOIC-28
文件頁(yè)數(shù)： 21/22頁(yè)
文件大?。?/td> 244K
代理商： LM9823CCWM
21
www.national.com
an inappropriate value when operating in the lower “divide by”
modes.
Valid CDSREF settings are:
9.7 PD (Power Down) Mode
A Power Down bit is provided to configure the LM9823 in a lower
power Standby mode. In this mode, typical power consumption is
reduced to less than 1% of normal operating power. The serial
interface is still active, but the majority of the analog and digital
circuitry is powered down.
10.0 LM9823 Basic Operation
The normal operational sequence when using the LM9823 is as
follows:
Immediately after applying power, all configuration registers are
reset to default settings. MCLK should be applied, and the appro-
priate values written to the registers using the procedure dis-
cussed in section 8.0 Serial Interface and Configuration Registers
on page 20 and detailed in Diagrams 10, 11 and 12. Once the
configuration registers are loaded, the timing control signals can
be applied at the proper rates for the mode of conversion desired.
MCLK is applied initially with VSMP and CLMP low. After at least
3 MCLKS, VSMP and CLMP signals can begin. The divide by
mode is determined by the ratio of MCLK to VSMP frequency as
described in section 10.2.
16-Bit conversion results are placed on the data output pins as
follows: The upper 8 bits are output first with bit 15 of the ADC on
D7 and bit 8 of the ADC on D0. The lower 8 bits are then output
with bit 7 of the ADC on D7 and bit 0 of the ADC on D0. The exact
timing and conversion latency of the output data is affected by the
settings of the DOE variable in the Sample Mode register, and the
divide by mode of operation. If DOE = 0 (recommended setting
for best performance), output data will change on the falling edge
of MCLK. If DOE = 1, output data is updated on the rising edge of
MCLK. See Diagrams 1 through 6 and Diagram 13 for more infor-
mation on data output timing.
10.1 CLMP Operation
The CLMP signal is used to engage the LM9823 internal clamp
circuits at the proper time during the CCD or CIS data output
cycle. If both CLMP and VSMP are high on a rising edge of
MCLK, then CLMP will be applied during the next pixel. The exact
timing of the internal Clamp signal is determined by the divide by
mode of operation and the setting of the SMPCL variable in the
Sample Mode register. If SMPCL = 0, then the Clamp is on for 1
MCLK before the reference is sampled. If SMPCL = 1 then the
clamp is on between the reference and the signal sample points.
Please see Diagram 8 and Diagram 9 for a graphic example of
this timing.
To clamp across multiple pixels in a row, CLMP can be set high
and remain there for the entire number of pixels to be clamped,
then returned to the low state for normal (signal) operation. This
may simplify the timing required to generate the CLMP signal.
10.2 MCLK and VSMP Timing
The relationship between VSMP and MCLK is used to determine
the 'divide by' mode that is presently being used with the part.
Valid 'divide by' settings are:
Color - /8, /6
Monochrome - /8, /6, /3, /2
When entering a new mode, it is important to provide consistent
MCLK/VSMP timing signals that meet the following condition.
When switching to a new 'divide by' mode, VSMP should be held
low for a minimum of 3 MCLK cycles, then valid timing according
to the datasheet diagrams for the particular mode should be
started. This ensures that all internal circuitry is properly synchro-
nized to the new conversion 'divide by' mode being used. If the
timing relationship between VSMP and MCLK is disturbed for any
reason, the same procedure should be used before restarting
operation in the chosen 'divide by' mode.
For example: To change from monochrome divide by 3 mode to
monochrome divide by 2 mode, VSMP should be held low for at
least 3 MCLK cycles, then VSMP can be brought high using
'divide by 2' timing. If VSMP is not low for at least 3 MCLKs, the
LM9823 may enter an unknown mode.
Diagram 6: Timing of Transitions between ‘Divide By’ Modes
“Divide By” Mode
Valid CDSREF
/8
00,01,10,11
/6
00,01,10,11
/3
00,01
/2
00
MCLK
VSMP
Divide by 3
Transition
(
≥
3 MCLK)
Divide by 2
L
Applications Information
(Continued)
相關(guān)PDF資料
PDF描述
LM9823CCWMX LM9823 3 Channel 48-Bit Color Scanner Analog Front End
LMC13204 Quad SPST High Voltage CMOS Analog Switches
LMC13334 Quad SPST High Voltage CMOS Analog Switches
LMC13335 Quad SPST High Voltage CMOS Analog Switches
LMC1982 Digitally-Controlled Stereo Tone and Volume Circuit with Two Selectable Stereo Inputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM9823CCWMX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9823 3 Channel 48-Bit Color Scanner Analog Front End
LM9830 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9830 36-Bit Color Document Scanner
LM9830VJD 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 RoHS:否 制造商:Texas Instruments 輸入信號(hào)類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
LM9830VJD/NOPB 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 RoHS:否 制造商:Texas Instruments 輸入信號(hào)類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
LM9830VJDX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9830 36-Bit Color Document Scanner
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*