- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385490 > LM9627CCEA (National Semiconductor Corporation) BZ Series Standard Basic Switch, Single Pole Double Throw Circuitry, 15 A at 125 Vac, Overtravel Plunger Actuator, 2,5 N - 3,61 N [9 oz - 13 oz] Operating Force, Silver Contacts, Screw Termination, CE, CSA, DEMKO, PDF資料下載
參數(shù)資料
| 型號： | LM9627CCEA |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | BZ Series Standard Basic Switch, Single Pole Double Throw Circuitry, 15 A at 125 Vac, Overtravel Plunger Actuator, 2,5 N - 3,61 N [9 oz - 13 oz] Operating Force, Silver Contacts, Screw Termination, CE, CSA, DEMKO, |
| 中文描述： | 彩色CMOS圖像傳感器顯卡30醫(yī)科 |
| 文件頁數(shù)： | 26/37頁 |
| 文件大?。?/td> | 370K |
| 代理商： | LM9627CCEA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Confidential
26
www.national.com
Register Set
(continued)
Register Name Hclk Generator Register
Address
05 Hex
Mnemonic
VCLKGEN
Type
Read/Write
Reset Value
04 Hex.
Register Name Digital Video Mode 0
Address
06 Hex
Mnemonic
VMODE0
Type
Read/Write
Reset Value
00 Hex
Register Name Digital Video Mode 1
Address
07 Hex
Mnemonic
VMODE1
Type
Read/Write
Reset Value
00 Hext
Bit
Bit Symbol
7
PixClkMode
Register Name Digital Video Mode 2
Address
08 Hex
Mnemonic
VMODE2
Type
Read/Write
Reset Value
00 Hex
Bit
Bit Symbol
Description
7:0
HclkGen
Use to divide the frequency of
the sensors master clock input,
mclk
to generate the internal
sensor clock,
Hclk.
Program 00 Hex (the default) for
Hclk
to equal
mclk
or divide
mclk
by any number between 1
and FF Hex.
Bit
Bit Symbol
Description
7:6
PixDataSel
Use to program the number of
active bits on the digital video bus
d[11:0]
, starting from the MSB
(
d[11]
). Inactive bits are tri-stated.:
5:4
PixDataMsb
Use to program the routing of the
MSB output of the internal video
A/D to a bit on the digital video
bus.
3:0
Reserved
00
12 bit mode, bits
d[11:0]
of the digital
video bus are active.
This is the default.
01
10 bit mode, bits
d[11:2]
of the digital
video bus are active.
10
8 bit mode, bits
d[11:4]
of the digital
video bus are active.
11
Reserved.
00
A/D [11:0] -> d[11:0].
01
10
A/D [10:0] -> d[11:1]
A/D [9:0] -> d[11:2]
11
A/D [8:0] -> d[11:3]
Description
Assert to set the
pclk
to “data
ready mode”. Clear, the default, to
set
pclk
to “
free running mode
”.
Assert to set the
vsync
pin to
“pulse mode”. Clear (the default)
to set the
vsync
signal to “l(fā)evel
mode”.
Assert to force the
hsync
signal to
pulse for a minimum of four pixel
clocks at the end of each row.
Clear (the default) to force the
hsync
signal to a level indicating
valid data within a row.
Assert to set the active edge of
the pixel clock to negative. Clear
(the default) to set the active edge
of the clock to positive.
Assert to force the
vsync
signal to
generate a logic 0 during a frame
readout
(Level Mode),
or a nega-
tive pulse at the end of a frame
readout
(Pulse Mode)
. Clear (the
default) to force the
vsync
signal
to generate a logic 1 during a
frame readout
(Level Mode),
or a
negative pulse at the end of a
frame
readout
(Pulse Mode)
.
Assert to force the
hsync
signal to
generate a logic 0 during a row
readout
(Level Mode),
or a nega-
tive pulse at the end of a row
readout
(Pulse Mode)
. Clear (the
default) to force the
hsync
signal
to generate a logic 1 during a row
readout
(Level Mode),
or a nega-
tive pulse at the end of a readout
(Pulse Mode)
.
Assert to force the
vsync
pin to act
as an odd/even field indicator.
Clear (the default) to force the
vsync
pin to act as a vertical syn-
chronization signal.
Assert to tri-state all output signals
(data and control) on the digital
video port. Clear (default) to
enable all signals (data and con-
trol) on the digital video port.
6
VsyncMode
5
HsyncMode
4
PixClkPol
3
VsynPol
2
HsynPol
1
OddEvenEn
0
TriState
Bit
Bit Symbol
Description
7:4
HsyncAdjust
Use to program the leading edge
of
hsync
to the first valid pixel at
the beginning of each row. This
can be 0-hex to F-hex corre-
sponding to 0 - 15 pixel clocks.
Default 0.
Reserved
3:0
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM9627 | Metal Foil Resistor; Series:SMR1D; Resistance:2.5kohm; Resistance Tolerance:+/- 0.01 %; Power Rating:0.25W; Temperature Coefficient:+/-0.6 ppm; Terminal Type:PCB Surface Mount; Leaded Process Compatible:No |
| LM98555 | CCD Driver |
| LM98555CCMH | CCD Driver |
| LM98714 | Three Channel, 16-Bit, 45 MSPS Digital Copier Analog Front End with Integrated CCD/CIS Sensor Timing Generator and LVDS Output |
| LMC6035IBP | Low Power 2.7V Single Supply CMOS Operational Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM9627HEADBOARD | 功能描述:EVALUATION BOARD FOR LM9627 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| LM9628 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9628 Color CMOS Image Sensor VGA 30 FPS |
| LM9628EVAL-KIT | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9628 Color CMOS Image Sensor VGA 30 FPS |
| LM9628IEA | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9628 Color CMOS Image Sensor VGA 30 FPS |
| LM9628SAMPLE-KIT | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9628 Color CMOS Image Sensor VGA 30 FPS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。