參數(shù)資料
型號(hào)： LM1253AAE/NA
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類： 畫面疊加
英文描述： ON-SCREEN DISPLAY IC, PDIP28
封裝： 0.600 INCH, PLASTIC, DIP-28
文件頁數(shù)： 35/61頁
文件大?。?/td> 1671K
代理商： LM1253AAE/NA
Control Register Definitions
OSD INTERFACE REGISTERS
Frame Control Register 1 (I
2C address 8400h).
REGISTER NAME: FRMCTRL1
Bit 7
Bit 0
RSV
TD
CDPR
D2E
D1E
OsE
Bit 0:
On-Screen Display Enable. The On-Screen Display will be disabled when this bit is a zero. When this bit is a one the
On-Screen Display will be enabled and Display Window 1 will be enabled if Bit 1 of this register is a one; likewise
Display Window 2 will be enabled if Bit 2 of this register is a one.
Bit 1:
Display Window 1 Enable. When Bit 0 of this register and this bit are both ones, Display Window 1 is enabled. If either
bit is a zero, then Display Window 1 will be disabled.
Bit 2:
Display Window 2 Enable. When Bit 0 of this register and this bit are both ones, Display Window 2 is enabled. If either
bit is a zero, then Display Window 2 will be disabled.
Bit 3:
Clear Display Page RAM. Writing a one to this bit will result in setting all of the Display Page RAM values to zero. This
bit is automatically cleared after the operation is complete.
Bit 4:
Transparent Disable. When this bit is a zero, a palette color of black (ie color palette look-up table value of ‘000 000
000’) in the first 8 palette look-up table address locations (i.e., ATT = 0h–7h) will be translated as transparent. When
this bit is a one, the color will be translated as black.
Bits 7–4: RESERVED.
Frame Control Register 2 (I
2C address 8401h).
REGISTER NAME: FRMCTRL2
Bit 7
Bit 0
PL2
PL1
PL0
BP4
BP3
BP2
BP1
BP0
Bits 4–0: Blinking Period. These five bits set the blinking period of the blinking feature, which is determined by multiplying the
value of these bits by 8, and then multiplying the result by the vertical field rate.
Bits 7–5: Pixels per Line. These three bits determine the number of pixels per line.
Bits 7–5
Description
Max Fh
000b
512 pixels per line
125 kHz
001b
576 pixels per line
119 kHz
010b
640 pixels per line
112 kHz
011b
704 pixels per line
106 kHz
100b
768 pixels per line
100 kHz
101b
832 pixels per line
93 kHz
110b
896 pixels per line
87 kHz
111b
960 pixels per line
81 kHz
Character Font Access Control Register (I
2C address 8402h).
REGISTER NAME: CHARFONTACC
Bit 7
Bit 0
RSV
C/A
Bit
Bit 0:
Four-color pixel data value Bit indicator. This bit indicates if Bit 0 (when a zero) or Bit 1 (when a one) of the four-color
pixel data value is being accessed via I
2C addresses 3000h–3FFFh.
Bit 1:
Character/Attribute Code Indicator. This bit controls what value is read via I
2C reads of the Display Page RAM
(address range 8000h–81FFh). When this bit is a 0, such reads will return the character code. When this bit is a 1, the
attribute code will be returned.
Bits 7–2: RESERVED.
LM1253A
www.national.com
40
相關(guān)PDF資料
PDF描述
LM1267NA/NOPB 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24
LM1269NA/NOPB 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24
LM1276AAA/NA 1 CHANNEL, VIDEO PREAMPLIFIER, PDIP28
LM1279AN/NOPB 3 CHANNEL, VIDEO AMPLIFIER, PDIP20
LM1279N/NOPB 1 CHANNEL, VIDEO AMPLIFIER, PDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM1253AN 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Monolithic Triple 180 MHz I2C CRT Pre-amp With Integrated Analog On Screen Display (OSD) Generator
LM-1256 制造商:ROHM 制造商全稱:Rohm 功能描述:16 x 16 matrix displays
LM-1256_1 制造商:ROHM 制造商全稱:Rohm 功能描述:16】16 matrix displays
LM-1256LB1 制造商:ROHM 制造商全稱:Rohm 功能描述:16】16 matrix displays
LM125AN 制造商:NSC 制造商全稱:National Semiconductor 功能描述:VOLTAGE REGULATORS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*