參數(shù)資料
型號(hào): LH52256CH
廠商: Sharp Corporation
英文描述: CMOS 256K (32K x 8) Static RAM
中文描述: 的CMOS 256K(32K的× 8)靜態(tài)RAM
文件頁(yè)數(shù): 8/11頁(yè)
文件大?。?/td> 97K
代理商: LH52256CH
DATA VALID
t
DH
t
DW
WE
D
IN
t
CW
ADDRESS
t
WC
52256C-5
t
WR
t
AW
CE
t
AS
t
WZ
t
WP
(NOTE 2
)
(NOTE 4)
(NOTE 3)
D
OUT
(NOTE 6)
(NOTE 1)
t
WR
t
OW
(NOTE 7)
(NOTE 5)
(NOTE 4)
1. A write occurs during the overlap of a LOW CE, and a LOW WE.
A write begins at the latest transition among CE going LOW, and
WE going LOW. A write ends at the earliest transition among CE
going HIGH, and WE going HIGH. t
WP
is measured from the beginning
of write to the end of write.
2. t
CW
is measured from the later of CE going LOW to the end of write.
3. t
AS
is measured from the address valid to the beginning of write.
4. t
WR
is measured from the end of write to the address change.
5. During this period, I/O pins are in the output state, therefore the input
signals of opposite phase to the outputs must not be applied.
6. If CE goes LOW simultaneously with WE going LOW or after WE going
LOW, the outputs remain in high impedance state.
7. If CE goes HIGH simulaneously with WE going HIGH or before WE
going HIGH, the outputs remain in high impedance state.
NOTES:
Figure 6. Write Cycle (OE Low Fixed)
t
CDR
V
CC
4.5 V
2.2 V
V
CCDR
0 V
CE
CE
V
CCDR
- 0.2 V
DATA RETENTION MODE
t
R
52256C-6
CE
CONTROL
Data Retention Timing Chart
CE Controlled
LH52256C/CH
CMOS 256K (32K
×
8) Static RAM
8
相關(guān)PDF資料
PDF描述
LH52258A CMOS 32K x 8 Static RAM
LH525C2T 256K SRAM
LH525C9N 256K SRAM
LH525CL2 256K SRAM
LH525CL9 256K SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LH52256CH-85LL 制造商:Sharp Microelectronics 功能描述:SRAM Chip Async Single 5V 256K-Bit 32K x 8 85ns 28-Pin PDIP
LH52256CHN70LL 制造商:Sharp Microelectronics 功能描述:SRAM Chip Async Single 5V 256K-Bit 32K x 8 70ns 28-Pin SOP
LH52256CHN-70LL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
LH52256CHN-85LL 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:256K SRAM
LH52256CHT-85LL 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:256K SRAM