參數(shù)資料
型號： LC89515K
廠商： Sanyo Electric Co.,Ltd.
英文描述： CD-ROM/CD-I Error Correction/ Host Interface LSI
中文描述： CD-ROM/CD-I糾錯/主機接口LSI
文件頁數(shù)： 4/6頁
文件大小： 57K
代理商： LC89515K
Furthermore, the LC89515K SELDRQ pin can be used to perform DRQ (data request) transfers. This is a technique
in which transfers are performed by the host outputting HRD pulses according to a data request signal output from
the LC89515K and is similar to DMA controller operation.
When the last byte of the count specified by the control microprocessor is read, EOP goes active while the read pulse
is output. Also DTEN is set inactive after this time. Next, a transfer complete interrupt is issued to inform the control
microprocessor that the transfer to the host has completed.
The LC89515K control microprocessor can pass the decoding result for the data requested by the host and the CD-
ROM drive status information to the host by writing to the LC89515K internal status registers. The status registers
are a 12-byte FIFO, and the host reads out data while the STEN signal is low. The STEN signal goes high when the
last byte is read. The LC89515K has nothing to do with the content of the status registers.
Since the command and status registers are neither interpreted nor executed by the LC89515K, the LC89515K user
can define the command and status data as unrestricted protocols between the host and the microprocessor. This
allows CD-ROM application systems to be designed without restriction, and also allows an existing system to be
replaced by a system using the LC89515K.
4. Points Common to All Blocks
The LC89515K performs data input and decoding at the same time in a pipelined manner. Also, writes of input data
to the buffer RAM, writes of data to be decoded, and reads to the buffer RAM for transfers to the host all proceed at
the same time with synchronization always being maintained by the LC89515K. Therefore there is no need for the
control microprocessor to be concerned with which master (system block) is accessing the buffer RAM.
5. Register Table
Read
Note: The values of the shaded bits are ignored.
No. 4272-4/6
LC89515K
RS
AR
No.
Symbol
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
0
—
—
AR
0
0
0
0
A
3
—
A
2
—
A
1
—
A
0
lsb
0000
R0
COMIN
msb
—
—
—
0001
R1
IFSTAT
CMDI
DTEI
DECI
1
DTBSY
STBSY
DTEN
STEN
0010
R2
DBCL
B
7
DTEI
B
6
DTEI
B
5
DTEI
B
4
DTEI
B
3
B
11
—
B
2
B
10
—
B
1
B
9
—
B
0
B
8
lsb
0011
R3
DBCH
0100
R4
HEAD0
msb
—
—
—
0101
R5
HEAD1
msb
—
—
—
—
—
—
lsb
0110
R6
HEAD2
msb
—
—
—
—
—
—
lsb
1
0111
R7
HEAD3
msb
—
—
—
—
—
—
lsb
1000
R8
PTL
A
7
A
15
A
7
A
15
A
6
A
14
A
6
A
14
A
5
A
13
A
5
A
13
A
4
A
12
A
4
A
12
LBLK
A
3
A
11
A
3
A
11
A
2
A
10
A
2
A
10
SBLK
A
1
A
9
A
1
A
9
A
0
A
8
A
0
A
8
1001
R9
PTH
1010
R10
WAL
1011
R11
WAH
1100
R12
STAT0
CRCOK
ILSYNC
NOSYNC
WSHORT
ERABLK
UCEBLK
1101
R13
STAT1
MINERA
SECERA
BLKERA
MODERA
SH0ERA
SH1ERA
SH2ERA
SH3ERA
1110
R14
STAT2
RMOD3
RMOD2
RMOD1
RMOD0
MODE
NOCOR
RFORM1
RFORM0
1111
R15
STAT3
VALST
WLONG
CBLK
相關PDF資料
PDF描述
LC895170W CD-ROM Error Correction LSI
LC89517 Built-in Subcode Interface CD-ROM/CD-I Error Correction LSI
LC89517K Built-in Subcode Interface CD-ROM/CD-I Error Correction LSI
LC895194 CD-ROM Error Correction LSI with On-Chip ATA-PI(IDE) Interface(CD-ROM糾錯LSI（片上帶ATA-PI(IDE)接口）)
LC895195 CD-ROM Decoder with On-Chip ATA-PI(IDE) Interface(CD-ROM譯碼器帶片上ATA-PI(IDE)接口)
相關代理商/技術參數(shù)
參數(shù)描述
LC89517 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Built-in Subcode Interface CD-ROM/CD-I Error Correction LSI
LC895170W 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CD-ROM Error Correction LSI
LC89517K 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Built-in Subcode Interface CD-ROM/CD-I Error Correction LSI
LC895194 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CD-ROM Error Correction LSI with On-Chip ATA-PI (IDE) Interface
LC895195 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:ATA-PI (IDE) CD-ROM Decoder LSI
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*