參數(shù)資料
型號: LC72191M
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24
封裝: MFP-24
文件頁數(shù): 6/16頁
文件大?。?/td> 318K
代理商: LC72191M
When mode 3 is specified and data is output through DO, DO will automatically go high after data output has
completed, i.e., when CE goes low.
After that, DO goes low automatically when the IN0 signal changes state.
(That is, DO can be used to check for changes in an external signal input to IN0.)
2. When the general-purpose counter is used the DO pin can be used to check for completion of the general-purpose
counter measurement.
When CTEN is set to 1, DO going low due to changes in IN0 is disabled and DO is set high automatically.
DO is automatically set low when the general-purpose counter measurement completes.
(That is, DO can be used to check for measurement completion.)
PLL Unlock Data Read Out Procedure
The internal data UL(n) is set on the rising edge of ERROR
and reset on the rising edge of CE
.
The ERROR data UL(n) from before the previous CE
rising edge can be read out in mode 3 (data output).
In the example above, the data from the period between t0 and t1 is read out.
No. 3985-14/16
LC72191, 72191M, 72191JM
UL (n)
3210
ERROR < 0.55 s →
0000
0.55 s ≤ ERROR < 1.11 s →
1000
1.11 s ≤ ERROR < 2.22 s →
1001
2.22 s ≤ ERROR < 3.33 s →
1011
3.33 s ≤ ERROR
1111
UL0 : 1.11 s
UL1 : 2.22 s
UL2 : 3.33 s
UL3 : 0.55 s
Each bit is set to 1 according to ERROR as described above.
ERROR: the phase difference (for a 7.2 MHz crystal)
相關PDF資料
PDF描述
LC7730M PULSE; RECTANGULAR, TIMER, PDSO16
LC8390M SPECIALTY ANALOG CIRCUIT, PDSO30
LC99251GL SPECIALTY ANALOG CIRCUIT, CQCC18
LC9997M SPECIALTY ANALOG CIRCUIT, DFM20
LDO10C-005W05-VXJ DC-DC REG PWR SUPPLY MODULE
相關代理商/技術參數(shù)
參數(shù)描述
LC72191M-TLM-E 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Tape and Reel
LC7219M 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizers
LC7220 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
LC7221 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
LC7222 制造商:未知廠家 制造商全稱:未知廠家 功能描述: