- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1932 > KSZ9021GN TR (Micrel Inc)TXRX ETHERNET GB GMII/MII 64MLF PDF資料下載
參數(shù)資料
| 型號(hào)： | KSZ9021GN TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 48/53頁 |
| 文件大?。?/td> | 0K |
| 描述： | TXRX ETHERNET GB GMII/MII 64MLF |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 8/8 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-QFN（8x8） |
| 包裝： | 帶卷 (TR) |
| 配用： | 576-3873-ND - BOARD EVALUATION FOR KSZ9021GN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁
MCP434X/436X
DS22233A-page 52
2009 Microchip Technology Inc.
7.5
Write Data
Normal and High Voltage
The Write command is a 16-bit command. The Write
Command can be issued to both the Volatile and
Non-Volatile memory locations. The format of the
command is shown in Figure 7-2.
A Write command to a Volatile memory location
changes that location after a properly formatted Write
Command (16-clock) have been received.
A Write command to a Non-Volatile memory location
will only start a write cycle after a properly formatted
Write Command (16-clock) have been received and the
CS pin transitions to the inactive state (VIH).
7.5.1
SINGLE WRITE TO VOLATILE
MEMORY
The write operation requires that the CS pin be in the
active state (VILor VIHH). Typically, the CS pin will be in
the inactive state (VIH) and is driven to the active state
(VIL). The 16-bit Write Command (Command Byte and
Data Byte) is then clocked in on the SCK and SDI pins.
Once all 16 bits have been received, the specified
volatile address is updated. A write will not occur if the
write command isn’t exactly 16 clocks pulses. This
protects against system issues from corrupting the
Non-Volatile memory locations.
Figure 6-2 and Figure 6-3 show possible waveforms
for a single write.
7.5.2
SINGLE WRITE TO NON-VOLATILE
MEMORY
The sequence to write to a single non-volatile memory
location is the same as a single write to volatile memory
with the exception that after the CS pin is driven
inactive (VIH), the EEPROM write cycle (tWC) is started.
A write cycle will not start if the write command isn’t
exactly 16 clocks pulses. This protects against system
issues from corrupting the Non-Volatile memory
locations.
After the CS pin is driven inactive (VIH), the serial
interface may immediately be re-enabled by driving the
CS pin to the active state (VILor VIHH).
During an EEPROM write cycle, only serial commands
to Volatile memory (addresses 00h, 01h, 04h, 05h, 06h,
07h, and 0Ah) are accepted. All other serial commands
are ignored until the EEPROM write cycle (twc) com-
pletes. This allows the Host Controller to operate on the
Volatile Wiper registers and the TCON register, and to
Read the Status Register. The EEWA bit in the Status
register indicates the status of an EEPROM Write
Cycle.
Once a write command to a Non-Volatile memory
location has been received, NO other SPI commands
should be received before the CS pin transitions to the
inactive state (VIH) or the current SPI command will
have a Command Error (CMDERR) occur.
FIGURE 7-2:
Write Command - SDI and SDO States.
Note:
Writes to certain memory locations will be
dependant on the state of the WiperLock
Technology bits and the Write Protect bit.
A
D
3
A
D
2
A
D
1
A
D
0
00
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
1111111111111111
Valid Address/Command combination
111111
0
Invalid Address/Command combination (1)
COMMAND BYTE
DATA BYTE
SDI
SDO
Note 1: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR
condition is cleared (the CS pin is forced to the inactive state).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ9021GQI | TXRX GIG ETH GMII/MII 128-PQFP |
| KSZ9021RL | IC TXRX 10/100/1000 SGL 64LQFP |
| KSZ9692PB | IC ARM9 PHY 5MBPS 400-PBGA |
| KSZ9692XPB | IC ARM9 PHY 5MBPS 400-PBGA |
| KXPC823ZT81B2T | IC MPU POWERQUICC 81MHZ 256-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ9021GQ | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with GMII/MII, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ9021GQI | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver w/ GMII/MII, I-Temp RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ9021RL | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with GMII RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ9021RL-EVAL | 制造商:Micrel Inc 功能描述:GIGABIT ETHERNET TRANSCEIVER W 制造商:Micrel Inc 功能描述:KIT EVALUATION FOR KSZ9021RL |
| KSZ9021RLI | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with RGMII, I-Temp RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。