參數(shù)資料
型號： KSZ8895MQI
廠商： Micrel Inc
文件頁數(shù)： 68/119頁
文件大?。?/td> 0K
描述： IC ETHERNET SWITCH 5PORT 128PQFP
特色產(chǎn)品： KSZ8895MQ Ethernet Switches
標(biāo)準(zhǔn)包裝： 66
系列： *
其它名稱： 576-3997
PIC16(L)F1782/3
DS41579C-page 52
Preliminary
2011-2012 Microchip Technology Inc.
5.4
Low-Power Brown-Out Reset
(LPBOR)
The Low-Power Brown-Out Reset (LPBOR) is an
essential part of the Reset subsystem. Refer to
Figure 5-1 to see how the BOR interacts with other
modules.
The LPBOR is used to monitor the external VDD pin.
When too low of a voltage is detected, the device is
held in Reset. When this occurs, a register bit (BOR) is
changed to indicate that a BOR Reset has occurred.
The same bit is set for both the BOR and the LPBOR.
Refer to Register 5-2.
5.4.1
ENABLING LPBOR
The LPBOR is controlled by the LPBOR bit of
Configuration Words. When the device is erased, the
LPBOR module defaults to disabled.
5.4.1.1
LPBOR Module Output
The output of the LPBOR module is a signal indicating
whether or not a Reset is to be asserted. This signal is
OR’d together with the Reset signal of the BOR mod-
ule to provide the generic BOR signal, which goes to
the PCON register and to the power control block.
5.5
MCLR
The MCLR is an optional external input that can reset
the device. The MCLR function is controlled by the
MCLRE bit of Configuration Words and the LVP bit of
Configuration Words (Table 5-2).
5.5.1
MCLR ENABLED
When MCLR is enabled and the pin is held low, the
device is held in Reset. The MCLR pin is connected to
VDD through an internal weak pull-up.
The device has a noise filter in the MCLR Reset path.
The filter will detect and ignore small pulses.
5.5.2
MCLR DISABLED
When MCLR is disabled, the pin functions as a general
purpose input and the internal weak pull-up is under
software control. See Section 13.9 “PORTE Regis-
ters” for more information.
5.6
Watchdog Timer (WDT) Reset
The Watchdog Timer generates a Reset if the firmware
does not issue a CLRWDT instruction within the time-out
period. The TO and PD bits in the STATUS register are
changed to indicate the WDT Reset. See Section 11.0
“Watchdog Timer (WDT)” for more information.
5.7
RESET Instruction
A RESET instruction will cause a device Reset. The RI
bit in the PCON register will be set to ‘0’. See Table 5-4
for default conditions after a RESET instruction has
occurred.
5.8
Stack Overflow/Underflow Reset
The device can reset when the Stack Overflows or
Underflows. The STKOVF or STKUNF bits of the PCON
register indicate the Reset condition. These Resets are
enabled by setting the STVREN bit in Configuration
Reset” for more information.
5.9
Programming Mode Exit
Upon exit of Programming mode, the device will
behave as if a POR had just occurred.
5.10
Power-up Timer
The Power-up Timer optionally delays device execution
after a BOR or POR event. This timer is typically used to
allow VDD to stabilize before allowing the device to start
running.
The Power-up Timer is controlled by the PWRTE bit of
Configuration Words.
5.11
Start-up Sequence
Upon the release of a POR or BOR, the following must
occur before the device will begin executing:
1.
Power-up Timer runs to completion (if enabled).
2.
Oscillator start-up timer runs to completion (if
required for oscillator source).
3.
MCLR must be released (if enabled).
The total time-out will vary based on oscillator configu-
ration and Power-up Timer configuration. See
Clock Monitor)” for more information.
The Power-up Timer and oscillator start-up timer run
independently of MCLR Reset. If MCLR is kept low
long enough, the Power-up Timer and oscillator
start-up timer will expire. Upon bringing MCLR high, the
device
will
begin
execution
immediately
(see
Figure 5-3). This is useful for testing purposes or to
synchronize more than one device operating in parallel.
TABLE 5-2:
MCLR CONFIGURATION
MCLRE
LVP
MCLR
00
Disabled
10
Enabled
x1
Enabled
Note:
A Reset does not drive the MCLR pin low.
相關(guān)PDF資料
PDF描述
KSZ8895MQ IC ETHERNET SW 5PORT 128-PQFP
KSZ8993FL IC CONV MED 10/100 SGL 128PQFP
KSZ8993MLI IC SWITCH 10/100 3PORT 128-PQFP
KSZ8993ML IC SWITCH 10/100 W/TXRX 128PQFP
KSZ8995FQ IC SWITCH 10/100 5PORT 128-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8895MQXCA 功能描述:Ethernet Switch 10/100 Base-T/TX I2C, SPI Interface 128-PQFP (14x20) 制造商:microchip technology 系列:- 包裝:托盤 零件狀態(tài):有效 協(xié)議:以太網(wǎng) 功能:開關(guān) 接口:I2C，SPI 標(biāo)準(zhǔn):10/100 Base-T/TX 電壓 - 電源:1.8V，2.5V，3.3V 電流 - 電源:129mA 工作溫度:0°C ~ 70°C 封裝/外殼:128-BFQFP 供應(yīng)商器件封裝:128-PQFP（14x20） 標(biāo)準(zhǔn)包裝:66
KSZ8895MQXIA 功能描述:Ethernet Switch 10/100 Base-T/TX I2C, SPI Interface 128-PQFP (14x20) 制造商:microchip technology 系列:- 包裝:托盤 零件狀態(tài):有效 協(xié)議:以太網(wǎng) 功能:開關(guān) 接口:I2C，SPI 標(biāo)準(zhǔn):10/100 Base-T/TX 電壓 - 電源:1.8V，2.5V，3.3V 電流 - 電源:129mA 工作溫度:-40°C ~ 85°C 封裝/外殼:128-BFQFP 供應(yīng)商器件封裝:128-PQFP（14x20） 標(biāo)準(zhǔn)包裝:66
KSZ8895RQ 功能描述:以太網(wǎng) IC 5-port Switch, one SW5-RMII and one P5-RMII Interface RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8895RQ TR 功能描述:以太網(wǎng) IC 5-port Switch, one SW5-RMII and one P5-RMII Interface RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8895RQ-EVAL 功能描述:以太網(wǎng)開發(fā)工具 5-port Switch, one SW5-RMII and one P5-RMII Interface - Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*