- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373066 > K4S281633D-N75 (SAMSUNG SEMICONDUCTOR CO. LTD.) 8Mx16 SDRAM 54CSP PDF資料下載
參數(shù)資料
| 型號： | K4S281633D-N75 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 8Mx16 SDRAM 54CSP |
| 中文描述： | 8M × 16位SDRAM的54CSP |
| 文件頁數(shù)： | 7/10頁 |
| 文件大?。?/td> | 71K |
| 代理商： | K4S281633D-N75 |
K4S281633D-RL(N)
Rev. 0.6 Nov. 2001
CMOS SDRAM
Preliminary
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Parameter
Symbol
Version
Unit
Note
- 75
-1H
-1L
Row active to row active delay
t
RRD
(min)
15
20
20
ns
1
RAS to CAS delay
t
RCD
(min)
20
20
24
ns
1
Row precharge time
t
RP
(min)
20
20
24
ns
1
Row active time
t
RAS
(min)
45
50
60
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
65
70
84
ns
1
Last data in to row precharge
t
RDL
(min)
2
CLK
2
Last data in to Active delay
t
DAL
(min)
2 CLK + tRP
-
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
ea
4
CAS latency=2
1
CAS latency=1
-
0
AC OPERATING TEST CONDITIONS
(V
DD
= 2.7V ~ 3.6V, T
A
=-25
°
C ~ 70
°
C (Commercial), -25
°
C ~ 85
°
C (Extended))
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4
/ 0.4
V
Input timing measurement reference level
0.5 x V
DDQ
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
0.5 x V
DDQ
V
Output load condition
See Fig. 2
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
Notes :
VDDQ
1200
870
Output
30pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 0.5 x VDDQ
50
Output
30pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4S510432B-TC | 512Mb B-die SDRAM Specification |
| K4S510432B-TC75 | 512Mb B-die SDRAM Specification |
| K4S510432B-TCL75 | 512Mb B-die SDRAM Specification |
| K4S510832B-TC75 | 512Mb B-die SDRAM Specification |
| K4S510832B-TCL75 | 512Mb B-die SDRAM Specification |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4S281633D-RL | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8Mx16 SDRAM 54CSP |
| K4S281633DRN75 | 制造商:Samsung Semiconductor 功能描述: |
| K4S283233F | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA |
| K4S283233F-C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA |
| K4S283233F-F1H | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。