參數(shù)資料
型號: K4S281633D-N1H
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 8Mx16 SDRAM 54CSP
中文描述: 8M × 16位SDRAM的54CSP
文件頁數(shù): 8/10頁
文件大?。?/td> 71K
代理商: K4S281633D-N1H
K4S281633D-RL(N)
Rev. 0.6 Nov. 2001
CMOS SDRAM
Preliminary
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
Notes :
AC CHARACTERISTICS
(AC operating conditions unless otherwise noted)
Parameter
Symbol
- 75
-1H
-1L
Unit
Note
Min
Max
Min
Max
Min
Max
CLK cycle time
CAS latency=3
t
CC
7.5
1000
10
1000
10
1000
ns
1
CAS latency=2
10
10
12
CAS latency=1
-
-
25
CLK to valid output delay
CAS latency=3
t
SAC
5.4
7
7
ns
1,2
CAS latency=2
7
7
8
CAS latency=1
-
-
20
Output data hold time
CAS latency=3
t
OH
2.5
2.5
2.5
ns
2
CAS latency=2
2.5
2.5
2.5
CAS latency=1
-
-
2.5
CLK high pulse width
t
CH
2.5
3
3
ns
3
CLK low pulse width
t
CL
2.5
3
3
ns
3
Input setup time
t
SS
2.0
2.5
2.5
ns
3
Input hold time
t
SH
1.0
1.5
1.5
ns
3
CLK to output in Low-Z
t
SLZ
1
1
1
ns
2
CLK to output in Hi-Z
CAS latency=3
t
SHZ
5.4
7
7
ns
CAS latency=2
7
7
8
CAS latency=1
-
-
20
相關(guān)PDF資料
PDF描述
K4S281633D-N1L 8Mx16 SDRAM 54CSP
K4S281633D-N75 8Mx16 SDRAM 54CSP
K4S510432B-TC 512Mb B-die SDRAM Specification
K4S510432B-TC75 512Mb B-die SDRAM Specification
K4S510432B-TCL75 512Mb B-die SDRAM Specification
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4S281633D-N1L 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8Mx16 SDRAM 54CSP
K4S281633D-N75 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8Mx16 SDRAM 54CSP
K4S281633D-RL 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8Mx16 SDRAM 54CSP
K4S281633DRN75 制造商:Samsung Semiconductor 功能描述:
K4S283233F 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA