- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373064 > K4M56163PE-F1L (SAMSUNG SEMICONDUCTOR CO. LTD.) 4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | K4M56163PE-F1L |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| 中文描述： | 4米× 16 × 4銀行在54FBGA移動(dòng)SDRAM |
| 文件頁(yè)數(shù)： | 7/12頁(yè) |
| 文件大?。?/td> | 112K |
| 代理商： | K4M56163PE-F1L |
K4M56163PE - R(B)G/F
February 2004
Mobile-SDRAM
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
NOTES:
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next
higher integer.
2. Minimum delay is required to complete write.
3. Minimum tRDL=2CLK and tDAL(= tRDL + tRP) is required to complete both of last data write command(tRDL) and precharge command(tRP).
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.
Parameter
Symbol
Version
Unit
Note
-90
-1L
Row active to row active delay
t
RRD
(min)
18
18
ns
1
RAS to CAS delay
t
RCD
(min)
27
27
ns
1
Row precharge time
t
RP
(min)
27
27
ns
1
Row active time
t
RAS
(min)
50
50
ns
1
t
RAS
(max)
120
us
Row cycle time
t
RC
(min)
77
77
ns
1
Last data in to row precharge
t
RDL
(min)
2
CLK
2
Last data in to Active delay
t
DAL
(min)
tRDL + tRP
-
3
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Auto refresh cycle time
t
ARFC
(min)
80
ns
Exit self refresh to active command
t
SRFX
(min)
120
ns
Col. address to col. address delay
t
CCD
(min)
1
CLK
4
Number of valid output data
CAS latency=3
2
ea
5
Number of valid output data
CAS latency=2
1
Number of valid output data
CAS latency=1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4M56163PE-F90 | 4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M56163PE-R | 4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M56163PE-RG | 4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M563233D | 8Mx32 Mobile SDRAM 90FBGA |
| K4M563233E | 2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4M56163PE-F90 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M56163PE-R | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M56163PE-RG | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M56163PG | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M56163PG-BC1L | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。